JPH0241771B2 - - Google Patents
Info
- Publication number
- JPH0241771B2 JPH0241771B2 JP9676087A JP9676087A JPH0241771B2 JP H0241771 B2 JPH0241771 B2 JP H0241771B2 JP 9676087 A JP9676087 A JP 9676087A JP 9676087 A JP9676087 A JP 9676087A JP H0241771 B2 JPH0241771 B2 JP H0241771B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- interrupt
- return address
- processing
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23570486 | 1986-10-03 | ||
| JP61-235704 | 1986-10-03 |
Related Child Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1106433A Division JP2569801B2 (ja) | 1989-04-26 | 1989-04-26 | 情報処理装置 |
| JP1106432A Division JP2576899B2 (ja) | 1989-04-26 | 1989-04-26 | 情報処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63233438A JPS63233438A (ja) | 1988-09-29 |
| JPH0241771B2 true JPH0241771B2 (enEXAMPLES) | 1990-09-19 |
Family
ID=16989991
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9676087A Granted JPS63233438A (ja) | 1986-10-03 | 1987-04-20 | 情報処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63233438A (enEXAMPLES) |
-
1987
- 1987-04-20 JP JP9676087A patent/JPS63233438A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63233438A (ja) | 1988-09-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH045216B2 (enEXAMPLES) | ||
| JPH0414385B2 (enEXAMPLES) | ||
| KR920003044B1 (ko) | 가상 머신 시스템용의 게스트 머신 실행 제어 시스템 | |
| US4985826A (en) | Method and device to execute two instruction sequences in an order determined in advance | |
| IE61306B1 (en) | Method and device to execute two instruction sequences in an order determined in advance | |
| JPH0241771B2 (enEXAMPLES) | ||
| JP2569801B2 (ja) | 情報処理装置 | |
| US5201052A (en) | System for transferring first and second ring information from program status word register and store buffer | |
| JPS6049352B2 (ja) | デ−タ処理装置 | |
| JP2576899B2 (ja) | 情報処理装置 | |
| JP2619425B2 (ja) | シーケンスコントローラ | |
| JP2671160B2 (ja) | 例外処理方式 | |
| JPH06342397A (ja) | 論理的アドレス空間を写像するための回路装置 | |
| JPS6226728B2 (enEXAMPLES) | ||
| JP2562838B2 (ja) | プロセッサ及びストアバッファ制御方法 | |
| JP2883488B2 (ja) | 命令処理装置 | |
| JPH10312307A (ja) | コンピュータシステムに適用するエミュレータ | |
| JPS62254237A (ja) | インタプリタ方式の分岐命令実行方式 | |
| JP2000029508A (ja) | プログラマブルコントローラ | |
| JP2574918B2 (ja) | 割り込み復帰処理方式 | |
| JPS60193046A (ja) | 命令例外検出方式 | |
| JPS6212555B2 (enEXAMPLES) | ||
| JPS60159958A (ja) | デ−タ転送制御回路 | |
| JPH01276338A (ja) | 入出力エミュレート機構 | |
| JPS61267135A (ja) | デ−タ処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term | ||
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 17 Free format text: PAYMENT UNTIL: 20070919 |