JPH0234117B2 - - Google Patents
Info
- Publication number
- JPH0234117B2 JPH0234117B2 JP58033048A JP3304883A JPH0234117B2 JP H0234117 B2 JPH0234117 B2 JP H0234117B2 JP 58033048 A JP58033048 A JP 58033048A JP 3304883 A JP3304883 A JP 3304883A JP H0234117 B2 JPH0234117 B2 JP H0234117B2
- Authority
- JP
- Japan
- Prior art keywords
- channel
- transistor
- chip enable
- input terminal
- enable input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 claims description 5
- 230000014759 maintenance of location Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58033048A JPS59160883A (ja) | 1983-03-01 | 1983-03-01 | メモリ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58033048A JPS59160883A (ja) | 1983-03-01 | 1983-03-01 | メモリ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59160883A JPS59160883A (ja) | 1984-09-11 |
JPH0234117B2 true JPH0234117B2 (enrdf_load_html_response) | 1990-08-01 |
Family
ID=12375883
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58033048A Granted JPS59160883A (ja) | 1983-03-01 | 1983-03-01 | メモリ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59160883A (enrdf_load_html_response) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62102499A (ja) * | 1985-10-28 | 1987-05-12 | Nec Corp | メモリ回路 |
JPH063679B2 (ja) * | 1987-10-30 | 1994-01-12 | 株式会社東芝 | 半導体装置の制御回路 |
-
1983
- 1983-03-01 JP JP58033048A patent/JPS59160883A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59160883A (ja) | 1984-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5477176A (en) | Power-on reset circuit for preventing multiple word line selections during power-up of an integrated circuit memory | |
KR920005160A (ko) | 반도체 집적회로 | |
KR100305992B1 (ko) | 전력저감기구를 갖는 반도체 집적회로장치 | |
JPH0241838B2 (enrdf_load_html_response) | ||
KR930000961B1 (ko) | 반도체 메모리 | |
KR0147712B1 (ko) | 에스램의 저전압 동작용 비트 라인 회로 | |
JPS5855597B2 (ja) | 双安定半導体メモリセル | |
JPH0766675B2 (ja) | プログラマブルrom | |
JPH0234117B2 (enrdf_load_html_response) | ||
JP3224712B2 (ja) | 論理&レベル変換回路及び半導体装置 | |
JPS6120079B2 (enrdf_load_html_response) | ||
JPS6260190A (ja) | 半導体記憶装置 | |
JP2529305B2 (ja) | 中間レベル設定回路 | |
JP2723714B2 (ja) | 半導体メモリ | |
EP0433062A2 (en) | Buffer circuit | |
JPS5916356B2 (ja) | Cmos・スタチツク・ランダム・アクセス・メモリ | |
JPS6160513B2 (enrdf_load_html_response) | ||
KR100280436B1 (ko) | 입력레벨에대한허용한계를갖는출력버퍼 | |
JPS59127858A (ja) | 集積回路 | |
JP2626915B2 (ja) | 出力バツフア回路 | |
JPH04339398A (ja) | 半導体メモリ装置のアドレス入力初段回路 | |
JP3226535B2 (ja) | 出力バッファ回路 | |
KR100280416B1 (ko) | 파워스위칭회로 | |
JPS6160514B2 (enrdf_load_html_response) | ||
JPS58118091A (ja) | 半導体記憶回路 |