JPH02281628A - Contact hole and formation of thereof - Google Patents

Contact hole and formation of thereof

Info

Publication number
JPH02281628A
JPH02281628A JP10281089A JP10281089A JPH02281628A JP H02281628 A JPH02281628 A JP H02281628A JP 10281089 A JP10281089 A JP 10281089A JP 10281089 A JP10281089 A JP 10281089A JP H02281628 A JPH02281628 A JP H02281628A
Authority
JP
Japan
Prior art keywords
hole
contact hole
board
dry etching
resist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10281089A
Other languages
Japanese (ja)
Inventor
Tomoharu Mametani
豆谷 智治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP10281089A priority Critical patent/JPH02281628A/en
Publication of JPH02281628A publication Critical patent/JPH02281628A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To improve the coverage of a wiring metal film which is formed in an after process by a method wherein a hole which connects wirings with each other or a wiring with a board is formed into such a shape that it has two or more constricted parts. CONSTITUTION:An insulating film and a resist pattern are formed on a board 2, which is dipped into a wet etching solution to form a hemispheric hole. Then, the board 2 is subjected to a dry etching to form a hole of a first stage wet and dry etching. Hereafter, the same process is repeated once or more to make the hole become gradually larger toward its upper part in diameter, so that hole has a gentle slope which extends from its top to bottom. Thereafter, the resist is removed to form a cone-shaped contact hole which has two or more constricted parts.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、半導体装置のコンタクトホール形状及びそ
の製造方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a contact hole shape of a semiconductor device and a method of manufacturing the same.

〔従来の技術〕[Conventional technology]

第2図(a)から(e)は従来のコンタクトホールの製
造工程を示す断面図である。第2図(e)は従来のコン
タクトホールの形状を示しており、第2図(f)は金属
配線後のコンタクトホールの断面図である。
FIGS. 2(a) to 2(e) are cross-sectional views showing the conventional contact hole manufacturing process. FIG. 2(e) shows the shape of a conventional contact hole, and FIG. 2(f) is a sectional view of the contact hole after metal wiring.

図において%(1)は絶縁膜、12)は基板、(3)は
レジスト%(4)はウェット(We t )エッチ液、
(5)はドライ(Dry )エッチガス、(6)は金属
配線膜である。
In the figure, % (1) is the insulating film, 12) is the substrate, (3) is the resist, % (4) is the wet etchant,
(5) is a dry etching gas, and (6) is a metal wiring film.

次にその製造フローについて説明する。基板(2)上に
形成された絶縁膜(1)(第2図(a))上に−レジス
トパターン(3)全形成する(第2図(b))。次にW
etエッチ液中にウェハを入れ、エツチングを行い(第
2図(C))、Dryエツチングによって基板までエツ
チングを行う(第2図(d))。次にレジスト除去を行
うと、コンタクトホールはその穴の形状が一段になって
いる(第2図(e))。
Next, the manufacturing flow will be explained. A resist pattern (3) is entirely formed on the insulating film (1) (FIG. 2(a)) formed on the substrate (2) (FIG. 2(b)). Next W
The wafer is placed in etching solution and etched (FIG. 2(C)), and the substrate is etched by dry etching (FIG. 2(d)). When the resist is then removed, the shape of the contact hole becomes one step (FIG. 2(e)).

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

従来のコンタクトホールは以上の様に形成されているの
で、次工程で形成する金属配線膜が、ボトムの穴まで完
全に覆うことが困難であり(第2図(f)参照)、信頼
性に問題のあるデバイスが製造されるという問題点があ
った。
Since conventional contact holes are formed as described above, it is difficult for the metal wiring film formed in the next process to completely cover the bottom hole (see Figure 2 (f)), which reduces reliability. The problem was that a defective device was manufactured.

この発明は上記のような問題点を解消するためになされ
たもので、コンタクトホール形成直後に形成する金属配
線膜が、穴全体を完全に覆うことができるとともに高信
頼性のデバイスを得ることを目的としている。
This invention was made to solve the above-mentioned problems, and it is possible to completely cover the entire hole with the metal wiring film formed immediately after forming the contact hole, and to obtain a highly reliable device. The purpose is

〔課題を解決するための手段〕[Means to solve the problem]

この発明に係るコンタクトホールは、次工程に形成され
る金属配線膜が十分に穴を覆うことができる様に−レジ
ストパターン形成後、等方性エツチングと異方性エツチ
ングを数回繰り返し行うことにより、コンタクトホール
底部付近まで傾斜をつけ、−段以上くびれたすりばちの
様な形状にするものである。
The contact hole according to the present invention is formed by repeating isotropic etching and anisotropic etching several times after forming a resist pattern so that the metal wiring film formed in the next step can sufficiently cover the hole. , the contact hole is sloped to near the bottom and has a concave shape with a constriction of more than -step.

〔作用〕[Effect]

上記の様に形成されたコンタクトホールでは、底部付近
までなだらかな傾斜がついており、次工程で形成される
配線金属膜の被覆性が良好となる。
The contact hole formed as described above has a gentle slope up to the vicinity of the bottom, and has good coverage with the wiring metal film formed in the next step.

〔発明の実施例〕[Embodiments of the invention]

以下、この発明の一実施例について説明する。 An embodiment of the present invention will be described below.

第1図(a)から(g)は一実施例のコンタクトホール
の製造工程を示す断面図であり一第1図(g)はその形
状を示している。また、第1図(g)のコンタクトホー
ルに金属配線形成後の断面図を第1図(h)に示す。
1(a) to 1(g) are cross-sectional views showing the manufacturing process of a contact hole in one embodiment, and FIG. 1(g) shows its shape. Further, FIG. 1(h) shows a cross-sectional view after metal wiring is formed in the contact hole shown in FIG. 1(g).

(1)〜(6)は上記従来装置と全く同一のものである
Items (1) to (6) are completely the same as the conventional device described above.

次にその製造フローについて説明する。基板(2)上に
絶縁膜として、例えば厚さ10.0OOAのBPSG膜
を形成する(第1図(a))。その上にレジストパター
ンを形成する(第1図(b))。この状態でWe tエ
ツチング液(例えば10 : I HF溶液中に5分間
)中に入れ、半球状の穴を形成する(第1図(C))。
Next, the manufacturing flow will be explained. A BPSG film having a thickness of, for example, 10.0 OOA is formed as an insulating film on the substrate (2) (FIG. 1(a)). A resist pattern is formed thereon (FIG. 1(b)). In this state, it is placed in a wet etching solution (for example, in a 10:I HF solution for 5 minutes) to form a hemispherical hole (FIG. 1(C)).

次に異方性のDryエツチングを数100OA行い、第
−IllのWe tアンドDryエツチングのホールを
形成する(第1図(d))。これ以降同じ工程を1回以
上繰り返すことにより一穴の径が上部にいく程大きくな
り、穴の底部付近までなだらかな傾斜がつく(第1図(
e))。その後、レジスト除去を行うと一一段以上くび
れたすりばちの様な形状のコンタクトホールが形成され
る。
Next, anisotropic dry etching is performed for several hundred OA to form a wet and dry etched hole (FIG. 1(d)). By repeating the same process one or more times, the diameter of each hole increases toward the top, creating a gentle slope near the bottom of the hole (see Figure 1).
e)). Thereafter, when the resist is removed, a contact hole shaped like a constriction of more than 1 step is formed.

なお上記実施例では、We tアンドDryエツチング
を数回行うとしたが一最初に異方性エツチングを少し行
ってから等方性アンド異方性エツチングを行っても、上
記実施例と同様のコンタクトホールが得られる。
In the above embodiment, wet and dry etching is performed several times, but even if a little anisotropic etching is performed first and then isotropic and anisotropic etching is performed, the same contact as in the above embodiment can be obtained. You get a hole.

上記のように形成されたコンタクトホールではコンタク
トホール底部までなだらかな傾斜をつけたので、次工程
で形成する金属配線膜の被覆性が良好となる。第1図(
f)に示す様に、コンタクトホール底部でも膜が十分な
厚みをもっており、信頼性の高い半導体装置を得ること
ができる。
Since the contact hole formed as described above has a gentle slope down to the bottom of the contact hole, the coverage with the metal wiring film formed in the next step is improved. Figure 1 (
As shown in f), the film has sufficient thickness even at the bottom of the contact hole, and a highly reliable semiconductor device can be obtained.

また、上記実施例では絶縁膜としてBPSG膜を想定し
たが他の絶縁膜でも効果が得られ、We tエッチ液も
10 : IHFHF外のエツチング液を使用しても同
様の効果が得られる。
Further, in the above embodiment, a BPSG film was assumed as the insulating film, but the effect can be obtained with other insulating films, and the same effect can be obtained even if a Wet etchant or an etchant other than 10:IHFHF is used.

ところで、上記説明では、この発明を配線と基板とを結
ぶコンタクトホールに利用する場合について述べたが、
多層配線の半導体装置において、その配線同志を結ぶコ
ンタクトホールにも利用できることはいうまでもない。
By the way, in the above explanation, the case where the present invention is applied to a contact hole connecting a wiring and a substrate is described.
Needless to say, it can also be used for contact holes connecting interconnections in a semiconductor device with multilayer interconnections.

〔発明の効果〕〔Effect of the invention〕

この発明によるコンタクトホールは、以上説明したよう
に形成されるので、以下に記載されるような効果を奏す
る。
Since the contact hole according to the present invention is formed as described above, it produces the effects described below.

コンタクトホール底部付近までなだらかな傾斜をつけた
ので1次工程でホール底部での金属配線膜の被覆性が良
好となる。また、金属配線膜がコンタクトホール内で十
分な厚さを保てるので、高信頼性の半導体装置が得られ
、ひいては不良率の低下にもつながる。
Since the contact hole has a gentle slope up to the vicinity of the bottom, coverage of the metal wiring film at the bottom of the hole is good in the first step. Furthermore, since the metal wiring film can maintain a sufficient thickness within the contact hole, a highly reliable semiconductor device can be obtained, which in turn leads to a reduction in defective rate.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)から第1図(g)は、この発明の一実施例
の製造工程を示す断面図であり、第1図(h)は第1図
(g)のコンタクトホール上に金属配線を形成した後の
断面図、第2図(a)から第2図(e)は、従来のコン
タクトホールの製造工程を示す断面図であり、第2図(
f)は第2図(e)のコンタクトホール上に金属配線を
形成した後の断面図である。 図において、(1)は絶縁膜、(2)は基板、(3)は
レジスト、(4)はWe tエツチング液−(5)はD
ryエツチングガス、(6)は金属配線膜である。 なお、図中同一符号は同一、又は相当部分を示す。 代 理 人 大 岩 増 雄 第2図
FIG. 1(a) to FIG. 1(g) are cross-sectional views showing the manufacturing process of one embodiment of the present invention, and FIG. 1(h) is a metal 2(a) to 2(e), which are cross-sectional views after wiring is formed, are cross-sectional views showing the conventional contact hole manufacturing process.
f) is a cross-sectional view after metal wiring is formed on the contact hole of FIG. 2(e). In the figure, (1) is an insulating film, (2) is a substrate, (3) is a resist, (4) is a wet etching solution, and (5) is a D
ry etching gas, (6) is a metal wiring film. Note that the same reference numerals in the figures indicate the same or equivalent parts. Agent Masuo Oiwa Figure 2

Claims (3)

【特許請求の範囲】[Claims] (1)半導体装置において、その配線同志もしくは配線
と基板を結ぶ穴の形状が、二段以上のくびれた形となつ
ていることを特徴とするコンタクトホール。
(1) In a semiconductor device, a contact hole is characterized in that the shape of the hole that connects the wirings or the wirings and the substrate is constricted in two or more stages.
(2)コンタクトホールの穴の径が、上部にいくほど大
きくなつていることを特徴とする特許請求第1項記載の
コンタクトホール。
(2) The contact hole according to claim 1, wherein the diameter of the contact hole increases toward the top.
(3)コンタクトホールを形成する為に、等方性エッチ
、異方性エッチを連続して2回以上行うことを特徴とす
るコンタクトホールの製造方法。
(3) A method for manufacturing a contact hole, which comprises performing isotropic etching and anisotropic etching two or more times in succession to form the contact hole.
JP10281089A 1989-04-22 1989-04-22 Contact hole and formation of thereof Pending JPH02281628A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10281089A JPH02281628A (en) 1989-04-22 1989-04-22 Contact hole and formation of thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10281089A JPH02281628A (en) 1989-04-22 1989-04-22 Contact hole and formation of thereof

Publications (1)

Publication Number Publication Date
JPH02281628A true JPH02281628A (en) 1990-11-19

Family

ID=14337400

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10281089A Pending JPH02281628A (en) 1989-04-22 1989-04-22 Contact hole and formation of thereof

Country Status (1)

Country Link
JP (1) JPH02281628A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6928724B2 (en) 2001-02-01 2005-08-16 Kabushiki Kaisha Toshiba Magnetoresistance effect element and method for producing same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61166127A (en) * 1985-01-18 1986-07-26 Matsushita Electronics Corp Manufacture of semiconductor device
JPS61292916A (en) * 1985-06-21 1986-12-23 Nippon Gakki Seizo Kk Forming method for contact hole
JPS62145773A (en) * 1985-12-19 1987-06-29 Toshiba Corp Semiconductor device and manufacture thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61166127A (en) * 1985-01-18 1986-07-26 Matsushita Electronics Corp Manufacture of semiconductor device
JPS61292916A (en) * 1985-06-21 1986-12-23 Nippon Gakki Seizo Kk Forming method for contact hole
JPS62145773A (en) * 1985-12-19 1987-06-29 Toshiba Corp Semiconductor device and manufacture thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6928724B2 (en) 2001-02-01 2005-08-16 Kabushiki Kaisha Toshiba Magnetoresistance effect element and method for producing same

Similar Documents

Publication Publication Date Title
JPS59104131A (en) Method of producing semiconductor device
JPH09289264A (en) Substrate for semiconductor device and its manufacture, and semiconductor device
JPS61171132A (en) Formation of through hole
JPH06318578A (en) Forming method for contact hole in semiconductor element
JPH02281628A (en) Contact hole and formation of thereof
US5354713A (en) Contact manufacturing method of a multi-layered metal line structure
JPH0799198A (en) Manufacture for semiconductor device
JPH022125A (en) Formation of through hole of semiconductor device
JPS61171151A (en) Manufacture of multilayer interconnection
JPH02213129A (en) Semiconductor device and manufacture thereof
JPS58143532A (en) Processing method for insulating film
JPH10189606A (en) Bump of semiconductor device and manufacture thereof
JP2705111B2 (en) Method for manufacturing multilayer wiring structure of semiconductor integrated circuit
JPH02270347A (en) Manufacture of semiconductor device
JPH02134818A (en) Formation of wiring structure body
JPS58176949A (en) Multi-layer wiring formation
JPS62245650A (en) Manufacture of multilayer interconnection structure
JPH0194621A (en) Manufacture of semiconductor device
JPH04162719A (en) Semiconductor device
JPH0745551A (en) Forming method of contact hole
JPH02125427A (en) Forming method for contact hole
JPH06224191A (en) Manufacture of semiconductor
JPS5815249A (en) Forming method for contacting hole
JPH05129278A (en) Manufacture of semiconductor device
JPH0348424A (en) Manufacture of semiconductor device