JPH02271525A - Simulation of etching process - Google Patents

Simulation of etching process

Info

Publication number
JPH02271525A
JPH02271525A JP9401389A JP9401389A JPH02271525A JP H02271525 A JPH02271525 A JP H02271525A JP 9401389 A JP9401389 A JP 9401389A JP 9401389 A JP9401389 A JP 9401389A JP H02271525 A JPH02271525 A JP H02271525A
Authority
JP
Japan
Prior art keywords
etching
etched
simulation
etching process
detected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9401389A
Other languages
Japanese (ja)
Inventor
Haruo Kato
治男 加藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP9401389A priority Critical patent/JPH02271525A/en
Publication of JPH02271525A publication Critical patent/JPH02271525A/en
Pending legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)
  • Weting (AREA)

Abstract

PURPOSE:To simulate a plurality of substances whose etch rates are different by a method wherein dot rows are given to circumferences of all substances to be etched and it is detected by a crossing of the dot rows whether an etching operation has reached another adjacent substance to be etched or not. CONSTITUTION:Dot rows 5 are given to circumferences of all substances 1 to 4 to be etched; an etching process to etch the individual substances to be etched from their upper part is simulated. Whether an etching operation has reached another adjacent substance to be etched or not is detected by detecting a crossing of the successive dow rows 5; when another substance to be etched is detected, this simulation is continued by using an etch rate of the substance. Thereby, it is possible to execute the simulation which is matched to a practical etching operation.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はエツチングプロセス(工程)のシミュレーショ
ン方法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for simulating an etching process.

〔従来の技術〕[Conventional technology]

従来のエツチングシミュレーション方法は、第4図の断
面図に示す様に、シリコン基板1の上に被エツチング物
質6をのせ、イオン、沸酸等のエツチング物質に接して
いる領域に点列5を設けて行っている。すなわち、第5
図に示すように、点列5に対する三笠分角Bをエツチン
グ方向Aとし、このエツチング方向Aと、エツチング時
間と、エツチング速度の積より求まるエツチング距離を
各点毎に求め、これら各点をその方向にエツチング距離
だけ移動させて新たな点列5を求めシミュレーションし
ている。
In the conventional etching simulation method, as shown in the cross-sectional view of FIG. 4, a material to be etched 6 is placed on a silicon substrate 1, and a dot array 5 is provided in a region that is in contact with an etching material such as ions or hydrochloric acid. I'm going. That is, the fifth
As shown in the figure, the Mikasa arc minute B with respect to the point sequence 5 is set as the etching direction A, and the etching distance obtained from the product of this etching direction A, etching time, and etching speed is determined for each point, and each of these points is A new point sequence 5 is obtained by moving the point by an etching distance in the direction shown in FIG.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のエツチングシミュレーション方法は、単
一の被エツチング物質6のエツチングレートのみしか扱
えないなめ、点列5が被エツチング物質6を貫通し、シ
リコン基板1に到達しても、これらが異物質であること
が判定出来ず、同じエツチングレートでエツチングを続
行してしまう欠点がある。
The conventional etching simulation method described above can only handle the etching rate of a single material 6 to be etched. The problem is that it cannot be determined that the etching rate is the same, and etching continues at the same etching rate.

本発明の目的は、このような欠点を除き、エツチングレ
ートの異なる複数の物質に対するシミュレーションを可
能としたエツチングプロセスのシミュレーション方法を
提供することにある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method for simulating an etching process that eliminates these drawbacks and enables simulation for a plurality of materials having different etching rates.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の構成は、全ての被エツチング物質の各々の周囲
に点列を与え、これら各被エツチング物質をその上部か
ら等方性または異方性のエツチングをしていくエツチン
グ工程をシミュレーションするエツチングプロセスのシ
ミュレーション方法において、隣接する他の被エツチン
グ物質にエツチングが到達したか否かを、逐次点列の交
差を検出することにより検出し、前記他の被エツチング
物質を検出し、その物質のエツチングレートを用いてシ
ミュレーションを継続することを特徴とする。
The structure of the present invention is an etching process that simulates an etching process in which a dot array is provided around each of the materials to be etched, and each material to be etched is isotropically or anisotropically etched from above. In the simulation method, whether or not etching has reached another adjacent material to be etched is detected by sequentially detecting intersections of a series of points, the other material to be etched is detected, and the etching rate of the material is determined. The feature is that the simulation is continued using .

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例における異った物質との接触
を検出する場合のフロー図、第2図(a)〜(f)は第
1図のフローを説明する模式図である。すなわち、本実
施例では、エツチングプロセスにおける被エツチング物
質が異った物質である場合、その検出手順が問題となる
。まず、ステップ11で同一物質からなる被エツチング
物質の周囲を点列で囲い、右側のストリング列で囲む(
第2図(a)、(c))、次に、ステップ12でエツチ
ングを進行させるが、その際空気に接しているストリン
グを、タイムステップΔt。
FIG. 1 is a flow diagram for detecting contact with a different substance in an embodiment of the present invention, and FIGS. 2(a) to 2(f) are schematic diagrams explaining the flow of FIG. 1. That is, in this embodiment, when the material to be etched in the etching process is a different material, the detection procedure becomes a problem. First, in step 11, the material to be etched made of the same material is surrounded by a series of dots, and then surrounded by a series of strings on the right (
2(a), (c)), next, in step 12, etching proceeds, and at this time, the string in contact with air is removed at a time step Δt.

材質に依存する速度ベクトルV1.移動ベクトルRIと
した時、R1=Δt*v、で移動させる。
Material-dependent velocity vector V1. When the movement vector is RI, the movement is performed by R1=Δt*v.

次に、ステップ13で1つの線分と他の線分との交点P
が線分内にあるか否かを判定する(第2図(b))、こ
の場合、ステップ14のように全ての線分について判定
を行い、全ての線分の判定が終了するとステップ17に
行くが、判定が終了していないと、ステップ15のよう
に交点の有無を判定し、交点のある場合にはステップ1
6に進み、ストリング列を分断して1つのストリング列
をつくり、ステップ13に戻る(第2図(d)。
Next, in step 13, the intersection point P of one line segment and another line segment is
It is determined whether or not is within the line segment (Fig. 2 (b)). In this case, the determination is made for all line segments as in step 14, and when the determination of all line segments is completed, the process proceeds to step 17. However, if the determination has not been completed, the presence or absence of an intersection is determined as in step 15, and if there is an intersection, step 1 is performed.
6, the string row is divided into one string row, and the process returns to step 13 (FIG. 2(d)).

(e))。(e)).

ステップ17では、ストリング列内の左回転のデータを
削除する(第2図(f))、ステップ18でエツチング
時間の終了を判定し、時間内であればステップ12に戻
って処理を繰返し、エツチング時間の終了によって処理
を終了する。
In step 17, left rotation data in the string string is deleted (Fig. 2 (f)). In step 18, it is determined that the etching time has ended, and if the etching time has elapsed, the process returns to step 12 and is repeated. Processing ends when time expires.

本実施例のエツチングシミュレーション方法は、エツチ
ングプロセスで隣接する他の物質との接触が、ストリン
グの交差を検出することにより検出される。この場合、
前述のように同一物質からなる被エツチング物質の周囲
全体を点列(ストリング)で囲い、エツチングが進行し
て点列(ストリング)が移動する毎に、この点列(スト
リング)自身の交差の検出を行う。そして、交差してい
る点列(ストリング)を削除し、今まで一連続であった
点列を分断し、複数の点列にする。この点列の削除によ
って、別の被エツチング物質が露出したと判定される。
In the etching simulation method of this embodiment, contact with other adjacent materials during the etching process is detected by detecting the intersection of strings. in this case,
As mentioned above, the entire periphery of the etched material made of the same material is surrounded by a string of dots, and each time the string of dots moves as etching progresses, the intersection of the string of dots is detected. I do. Then, the intersecting strings of points are deleted, and the string of points that has been one continuous string is divided into multiple strings of points. By deleting this point sequence, it is determined that another material to be etched has been exposed.

この露出した別の被エツチング物質には、その物質のエ
ツチングレート(V+)を適用して、各物質固有のエツ
チングレートで点列の移動を行うものである。この点列
の交差は、点と点との間の1つの線分を表現する直線の
式と、他の1線分を表現する直線の式との交点がどちら
かの線分上にあるか否かで求めることができる。
The etching rate (V+) of the exposed material is applied to the other exposed material to be etched, and the dot sequence is moved at the etching rate unique to each material. The intersection of this series of points is whether the intersection of the equation of a straight line representing one line segment between points and the equation of a straight line representing another line segment is on either line segment. You can find out whether or not.

第3図(a)〜(d)は、本実施例をシリコン基板に適
用した場合に、そのシミュレーションを工程順に説明す
る断面図である。まず、第3図(a>に示す様に、シリ
コン基板1の上に、酸化膜(SiOz)2を設置し、こ
の酸化膜2の上に窒化膜(Si3 N4 )3を設置し
、この窒化JI3の上部に現像されたレジスト4がある
場合を想定している。
FIGS. 3(a) to 3(d) are cross-sectional views illustrating a simulation step by step when this embodiment is applied to a silicon substrate. First, as shown in FIG. 3 (a), an oxide film (SiOz) 2 is placed on a silicon substrate 1, a nitride film (Si3 N4) 3 is placed on this oxide film 2, and It is assumed that there is a developed resist 4 above the JI 3.

次に、第3図(b)に示す様に、各物質の周囲に点列5
を設ける。この時第4図に示す方法と同一方法で、エツ
チングを進行させ、各タイムステツブΔを毎に、点列5
の交差を検出する。これら点列5が検出された段階で、
その物質を分断させ、第3図(c)に示す様に、下層の
被エツチング物質(2)を露出させ、第3図(d)に示
す様にエツチング物質に接触している面(この面に含ま
れる点列には移動する点の候補としてフラグを与えてお
く)が、各被エツチング物質と、エツチング物質とから
定まるエツチングレートでエツチングを続行することが
できる。
Next, as shown in Figure 3(b), dot arrays are placed around each substance.
will be established. At this time, the etching is progressed in the same manner as shown in FIG.
Detect the intersection of At the stage when these point sequence 5 is detected,
The material is divided to expose the underlying material to be etched (2) as shown in FIG. 3(c), and the surface in contact with the etching material (this surface) is exposed as shown in FIG. 3(d). A flag is given to the point sequence included in the point sequence as a candidate for a point to be moved), and etching can be continued at an etching rate determined from each etching target material and the etching material.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、実際に集積回路の微細加
工をする状態と同一条件の設定をすることにより、最適
なエツチング時間、エツチング物質の選択を事前に決定
してシミュレーションするので実際のエツチングに合っ
たシミュレーションが出来るという効果がある。
As explained above, in the present invention, the optimum etching time and selection of etching material are determined and simulated in advance by setting the same conditions as those used for actual microfabrication of integrated circuits, so that the actual etching This has the effect of being able to perform simulations that suit the situation.

(a)〜(f)は第1図を説明する模式図、第3図(a
)〜(d)は本実施例のエツチングシミュレーション工
程順に示した断面図、第4図は従来のエツチングシミュ
レーション工程を説明する断面図、第5図は第4図のエ
ツチング方向を示す模式図である。
(a) to (f) are schematic diagrams explaining Fig. 1, and Fig. 3 (a)
) to (d) are sectional views showing the order of etching simulation steps in this embodiment, FIG. 4 is a sectional view illustrating a conventional etching simulation step, and FIG. 5 is a schematic diagram showing the etching direction in FIG. 4. .

1・・・シリコン基板、2・・・酸化膜、3・・・窒化
膜、4・・・レジスト、5・・・点列、6・・・被エツ
チング物質、11〜18・・・処理ステップ、A・・・
エツチング方向、B・・・三等分角。
DESCRIPTION OF SYMBOLS 1...Silicon substrate, 2...Oxide film, 3...Nitride film, 4...Resist, 5...Dot array, 6...Etched material, 11-18...Processing step , A...
Etching direction, B... trisecting angle.

Claims (1)

【特許請求の範囲】[Claims] 全ての被エッチング物質の各々の周囲に点列を与え、こ
れら各被エッチング物質をその上部から等方性または異
方性のエッチングをしていくエッチング工程をシミュレ
ーションするエッチングプロセスのシミュレーション方
法において、隣接する他の被エッチング物質にエッチン
グが到達したか否かを、逐次点列の交差を検出すること
により検出し、前記他の被エッチング物質を検出した時
、その物質のエッチングレートを用いてシミュレーショ
ンを継続することを特徴とするエッチングプロセスのシ
ミュレーション方法。
In an etching process simulation method, an etching process is simulated in which dot arrays are provided around each of the etching target materials, and each of these etched materials is isotropically or anisotropically etched from above. It is detected whether the etching has reached another material to be etched by sequentially detecting the intersection of a series of points, and when the other material to be etched is detected, a simulation is performed using the etching rate of that material. A method for simulating an etching process characterized by a continuous etching process.
JP9401389A 1989-04-12 1989-04-12 Simulation of etching process Pending JPH02271525A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9401389A JPH02271525A (en) 1989-04-12 1989-04-12 Simulation of etching process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9401389A JPH02271525A (en) 1989-04-12 1989-04-12 Simulation of etching process

Publications (1)

Publication Number Publication Date
JPH02271525A true JPH02271525A (en) 1990-11-06

Family

ID=14098604

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9401389A Pending JPH02271525A (en) 1989-04-12 1989-04-12 Simulation of etching process

Country Status (1)

Country Link
JP (1) JPH02271525A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0665764A (en) * 1991-12-13 1994-03-08 Hughes Aircraft Co Method of route determination of means for decreasing film thickness and correcting error of film profile

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6161421A (en) * 1984-09-03 1986-03-29 Hitachi Ltd Control system in etching device
JPS631034A (en) * 1986-06-20 1988-01-06 Hitachi Ltd Simulation method
JPH02224228A (en) * 1988-11-29 1990-09-06 Mitsubishi Electric Corp Shape simulation

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6161421A (en) * 1984-09-03 1986-03-29 Hitachi Ltd Control system in etching device
JPS631034A (en) * 1986-06-20 1988-01-06 Hitachi Ltd Simulation method
JPH02224228A (en) * 1988-11-29 1990-09-06 Mitsubishi Electric Corp Shape simulation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0665764A (en) * 1991-12-13 1994-03-08 Hughes Aircraft Co Method of route determination of means for decreasing film thickness and correcting error of film profile

Similar Documents

Publication Publication Date Title
McCreedy Rapid prototyping of glass and PDMS microstructures for micro total analytical systems and micro chemical reactors by microfabrication in the general laboratory
Zhu et al. Micromachining process simulation using a continuous cellular automata method
JPS60256832A (en) Coordinate input device
JPH02271525A (en) Simulation of etching process
KR940010503B1 (en) Pattern simulation method
JPH04245433A (en) Simulation method of etching process
JP2956350B2 (en) Simulation device for integrated circuit manufacturing process
Bao et al. A novel micromachining technology for multilevel structures of silicon
KR20020082855A (en) A method of providing a display for a graphical user interface
JPH0239271A (en) Lsi form simulating method
JP2017162286A (en) Shape simulation device, shape simulation method, and shape simulation program
JPH09245199A (en) Graphic operation device
JPH08186088A (en) Evaluation method for semiconductor element
JP2001289616A (en) Optical fiber displacement sensor and displacement measuring method using the same
JPS631034A (en) Simulation method
JP3762999B2 (en) Mask pattern for microstructure formation experiment
JP2002150270A (en) Three-dimensional model formation method and device, and record medium recording execution program of the method
JPS5756946A (en) Logic wiring designing system
JP2010067029A (en) Simulation method, simulation device, and program
JPH0239375A (en) Lsi form simulating method
JP6880860B2 (en) Contact identification program, contact identification method and information processing device
RU93009909A (en) METHOD FOR DETERMINING THE RATE OF LATERAL GAS DURING ION PLASMA ETCHING
JPH04216646A (en) Method for simulating shape of semiconductor integrated circuit
JP2687270B2 (en) Display method of semiconductor device sectional structure
JP2001344301A (en) Method and device for layouting pattern and computer- readable medium with pattern layout program stored thereon