JPH02243296A - Shape processing method for printed-wiring board - Google Patents
Shape processing method for printed-wiring boardInfo
- Publication number
- JPH02243296A JPH02243296A JP6482889A JP6482889A JPH02243296A JP H02243296 A JPH02243296 A JP H02243296A JP 6482889 A JP6482889 A JP 6482889A JP 6482889 A JP6482889 A JP 6482889A JP H02243296 A JPH02243296 A JP H02243296A
- Authority
- JP
- Japan
- Prior art keywords
- wiring board
- board
- printed wiring
- printed
- metal mold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000003672 processing method Methods 0.000 title claims description 4
- 238000004080 punching Methods 0.000 claims description 20
- 238000005520 cutting process Methods 0.000 abstract description 17
- 239000002184 metal Substances 0.000 abstract description 5
- 238000003754 machining Methods 0.000 abstract description 3
- 239000004020 conductor Substances 0.000 description 7
- 238000000034 method Methods 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 5
- 239000000843 powder Substances 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 239000000919 ceramic Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000000428 dust Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- IOYQOOUTHXXDIC-UHFFFAOYSA-N CSc1cccc(CC(C)N)c1 Chemical compound CSc1cccc(CC(C)N)c1 IOYQOOUTHXXDIC-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000007306 turnover Effects 0.000 description 1
Landscapes
- Perforating, Stamping-Out Or Severing By Means Other Than Cutting (AREA)
Abstract
Description
【発明の詳細な説明】
[発明の目的]
(産業上の利用分野)
本発明は電子装置の組み立て配線に使用されるプリント
配線板の外形加工方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Object of the Invention] (Industrial Application Field) The present invention relates to a method for processing the outer shape of a printed wiring board used for assembly and wiring of electronic devices.
(従来の技術)
近年、表面実装技術の向上と、コストダウンの要求によ
り、半導体素子を搭載するセラミック基板に代わって、
ガラスエポキシ等の基板上に直接半導体素子を搭載する
プリント配線板が用いられるようになってきた。(Conventional technology) In recent years, due to improvements in surface mounting technology and demands for cost reduction, ceramic substrates on which semiconductor elements are mounted have been replaced.
Printed wiring boards, in which semiconductor elements are directly mounted on a substrate made of glass epoxy or the like, have come into use.
このような、プリント配線板は次のような加工法により
製作されていた。Such printed wiring boards have been manufactured using the following processing method.
■ エンドミルで切削・外形加工を施すルータ−加工に
よるもの。■ Router processing is used to perform cutting and contour processing using an end mill.
■ 上下の金型を用いて1回で打ち抜く打抜ブレス加工
によるもの。■ A punching press process that uses upper and lower dies to punch out in one step.
上記■のルータ加工による場合、ケバや基板の切削粉の
付着は少ないがコストが高く、基板の外形線上にスルー
ホール等の導通体がある場合、この導通体のめくれが発
生しやすいという欠点があった。また、■の打ち抜きプ
レス加工による場合、コストは安いが、基板の切断粉や
ケバの発生が多く、導通体のめくれが多いという欠点が
あった。When using router processing as described in (■) above, there is less adhesion of fluff and cutting powder on the board, but the cost is high, and if there is a conductor such as a through hole on the outline of the board, the disadvantage is that the conductor is likely to turn over. there were. In addition, in the case of (2) punching press processing, although the cost is low, there are disadvantages in that the cutting powder and fluff of the substrate are often generated and the conductor is often turned over.
(発明が解決しようとする課題)
ところが近年では、基板上に直接搭載したり、チップ状
の部品を組み込んだりするため、外形加工時において基
板自体から発生する切断粉やケバ、導通体のめくれの極
めて少ないことという厳しい仕様で且つ安価という条件
に対する要求が強くなされるようになった。(Problem to be solved by the invention) However, in recent years, as chip-shaped parts are mounted directly on the board or incorporated, it is necessary to avoid cutting powder, fluff, and curling of conductors generated from the board itself during external processing. There has been a strong demand for strict specifications such as extremely small quantities and low prices.
本発明はかかる課題を解決したプリント配線板を実現す
る外形仕上げ方法を提供しようとするものである。The present invention aims to provide an external finishing method for realizing a printed wiring board that solves these problems.
[発明の構成]
(課題を解決するための手段)
本発明のプリント配線板の仕上げ加工法は、刃角角度9
0度の上金型を用いて一次打抜きし、生じた基板断面図
のケバを刃角角度90度未満の上金型を用いて二次打抜
きして断面及び外形を仕上げることを特徴とする。[Structure of the Invention] (Means for Solving the Problems) The finishing method for a printed wiring board of the present invention has a cutting edge angle of 9
It is characterized by performing primary punching using an upper die of 0 degrees, and then performing secondary punching to remove the resulting fluff in the cross-sectional view of the board using an upper die having an edge angle of less than 90 degrees to finish the cross section and outer shape.
(作用)
このような仕上げ加工法を適用された本発明に係るプリ
ント配線板においては、刃角角度90度未満の金型を用
いて二次打ち抜きしているので基板自体から発生する切
削粉やケバの発生が極めて少なく、導通体のめくれを殆
ど生じることなく、半導体素子を直接搭載するセラミッ
ク基板の代わりに用いることが出来る上、1回の打ち抜
きアクションで同時に複数箇所の仕上げ切削が行なわれ
るのでコストが安いという大きな長所を有する。(Function) In the printed wiring board according to the present invention to which such a finishing method is applied, secondary punching is performed using a die with a cutting edge angle of less than 90 degrees, so cutting dust and chips generated from the board itself are eliminated. It generates very little fluff and almost no curling of conductors, and can be used in place of ceramic substrates on which semiconductor elements are directly mounted.Furthermore, it can perform finish cutting in multiple locations at the same time with a single punching action. It has the great advantage of being low cost.
(実施例)
以下、本発明に係るプリント配線板仕上げ加工法の実施
例を図面を参照して説明する。(Example) Hereinafter, an example of the printed wiring board finishing method according to the present invention will be described with reference to the drawings.
第1図は本発明の実施例のプリント配線板と外形線及び
外形加工線の関係を示す説明図、第2図は本発明の実施
例において用いられる一次打ち抜き用金型の部分断面図
、第3図は二次打ち抜き用金型の部分断面図である。FIG. 1 is an explanatory diagram showing the relationship between a printed wiring board, an outline line, and an outline processing line in an embodiment of the present invention, and FIG. 2 is a partial cross-sectional view of a primary punching die used in an embodiment of the present invention. FIG. 3 is a partial sectional view of the secondary punching die.
プリント配線板1の外形線2より0.05〜0.2關程
度切削代を残した外側の外形加工線3上を、第2図に示
す通常の金型即ち上金型4と下金型5とよりなり上金型
の刃角角度θが90度の金型で一次打抜きを実施する。The outer contour machining line 3 with a cutting allowance of about 0.05 to 0.2 degrees from the contour line 2 of the printed wiring board 1 is cut into the usual molds shown in FIG. 2, that is, the upper mold 4 and the lower mold. 5, and the primary punching is performed using a mold in which the blade angle θ of the upper mold is 90 degrees.
この−次打抜きの済んだプリント配線板を、第3図に示
す刃角を鋭くした金型、即ち上金型6と下金型7からな
り上金型の刃角が90度以下(プリント配線板の厚み1
.8mmの場合刃角角度約80度)にされている金型を
用いてプリント配線板1の外形線2上において二次打抜
きを施す。This printed wiring board, which has been punched out, is put into a mold with a sharp blade angle as shown in Fig. Board thickness 1
.. Secondary punching is performed on the outline 2 of the printed wiring board 1 using a mold having a blade angle of about 80 degrees (in the case of 8 mm).
この二次打抜きによりプリント配線板の外形が精度よく
揃えられるとともに、−次打抜きで発生したプリント配
線板の切削粉、切断粉、プリント配線板断面に於ける長
さ 0.1〜0 、3 mtaの絶縁体のケバ等が切削
除去され、既に生じた導通体のめくれや0 、 l +
u未満の金属のケバが全て除去される。Through this secondary punching, the outer shape of the printed wiring board is precisely aligned, and the cutting powder of the printed wiring board generated during the secondary punching, the length of the printed wiring board cross section is 0.1 to 0,3 mta. The fluff, etc. of the insulator is removed, and the curling of the conductor that has already occurred is removed.
All metal fuzz smaller than u is removed.
この結果、二次打ち抜き後のプリント配線板のケバや導
通体のめくれは非常に少なくなり、直接半導体素子を搭
載するプリント配線板に要求される厳しい仕様を満足す
るものが得られる。As a result, fluff and curling of conductors on the printed wiring board after secondary punching are extremely reduced, making it possible to obtain a printed wiring board that satisfies the strict specifications required for printed wiring boards on which semiconductor elements are directly mounted.
本発明に係る仕上げ加工法によるプリント配線板は実用
上十分な精度を有する上、打抜き加工で極めて短時間で
終了するので、従来のルータ−加工法に比し約三分の−
の価格で製造できた。The printed wiring board produced by the finishing method according to the present invention has sufficient accuracy for practical use, and can be completed in an extremely short time by punching, so it is approximately three times smaller than the conventional router processing method.
could be manufactured at a price of
[発明の効果]
本発明によれば、従来から普及している打ち抜きプレス
を用いて、通常の刃角角度90度の上金型を用いて一次
打ち抜きし、次いで刃角角度90度未満の上金型を用い
て断面及び外形を仕上げることにより構成されているの
で、切削粉やケバの発生が少なく、導通孔の損傷のない
信頼性が高く半導体素子を直接搭載することの出来るプ
リント配線基板の仕様を満足する、仕上がり精度の高い
、且つ定価格のプリント配線板を得ることができる。[Effects of the Invention] According to the present invention, primary punching is performed using a punching press that has been widely used in the past using a top mold with a normal blade angle of 90 degrees, and then a top die with a blade angle of less than 90 degrees is used. Since it is constructed by finishing the cross section and external shape using a mold, it produces less cutting dust and fluff, has high reliability with no damage to the conductive holes, and is a printed wiring board on which semiconductor elements can be directly mounted. It is possible to obtain a printed wiring board that satisfies specifications, has high finish accuracy, and is priced at a fixed price.
第1図は本発明の実施例のプリント配線板と外形線及び
外形加工線の関係を示す説明図、第2図は本発明の実施
例において用いられる一次打ち抜き用金型の部分断面図
、第3図は二次打ち抜き用金型の部分断面図である。
1・・・・・・・・・プリント配線板FIG. 1 is an explanatory diagram showing the relationship between a printed wiring board, an outline line, and an outline processing line in an embodiment of the present invention, and FIG. 2 is a partial cross-sectional view of a primary punching die used in an embodiment of the present invention. FIG. 3 is a partial sectional view of the secondary punching die. 1・・・・・・・・・Printed wiring board
Claims (1)
の上金型を用いて一時打抜きし、生じた基板断面のケバ
を刃角角度90度未満の上金型を用いて二次打抜きして
断面及び外形を仕上げることを特徴とするプリント配線
板外形加工方法。When punching printed wiring boards, an upper die with a blade angle of 90 degrees is used to temporarily punch out, and the resulting fuzz on the cross section of the board is removed by secondary punching using an upper die with a blade angle of less than 90 degrees. A printed wiring board outer shape processing method characterized by finishing the outer shape.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6482889A JPH02243296A (en) | 1989-03-15 | 1989-03-15 | Shape processing method for printed-wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6482889A JPH02243296A (en) | 1989-03-15 | 1989-03-15 | Shape processing method for printed-wiring board |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH02243296A true JPH02243296A (en) | 1990-09-27 |
Family
ID=13269496
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6482889A Pending JPH02243296A (en) | 1989-03-15 | 1989-03-15 | Shape processing method for printed-wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02243296A (en) |
-
1989
- 1989-03-15 JP JP6482889A patent/JPH02243296A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH1022630A (en) | Method for dividing metallic base print board | |
JPH02243296A (en) | Shape processing method for printed-wiring board | |
JPS59215786A (en) | Blank board for punching printed circuit board | |
JP2000271691A (en) | Plate like connection conductive body with screw and its production | |
JP2538770B2 (en) | Manufacturing method of printed wiring board | |
JPH07202104A (en) | Ic lead frame for semiconductor device and its manufacture | |
KR0147652B1 (en) | Manufacture method of lead frame | |
JPH02302068A (en) | Transfer mold type hybrid integrated circuit | |
JP2548664B2 (en) | Structure of scribe groove on printed circuit board | |
JP2603814B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2911286B2 (en) | Circuit board manufacturing method | |
JPH0770808B2 (en) | How to cut end through-hole board | |
JPS61263294A (en) | Manufacture of printed wiring board | |
JPS5826199B2 (en) | Manufacturing method of printed wiring board with metal core | |
JP2923012B2 (en) | Printed wiring board | |
US7387916B2 (en) | Sharp corner lead frame | |
KR20010028869A (en) | window making method in PCB | |
JPH0229730Y2 (en) | ||
JPS5810889A (en) | Method of dividing board into multiple boards | |
JPH04324970A (en) | Manufacture of semiconductor device lead frame | |
JPH08181411A (en) | Outer shape processing method of printed wiring board | |
JPH0498843A (en) | Mounting of lsi | |
JPH0379096A (en) | Printed circuit board | |
JPS6074460A (en) | Lead frame | |
JPH0818171B2 (en) | External processing method of printed wiring board |