JPH0222411B2 - - Google Patents

Info

Publication number
JPH0222411B2
JPH0222411B2 JP58152480A JP15248083A JPH0222411B2 JP H0222411 B2 JPH0222411 B2 JP H0222411B2 JP 58152480 A JP58152480 A JP 58152480A JP 15248083 A JP15248083 A JP 15248083A JP H0222411 B2 JPH0222411 B2 JP H0222411B2
Authority
JP
Japan
Prior art keywords
output
memory
ffc
signal
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58152480A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6045838A (ja
Inventor
Hiroshi Nishimatsu
Toshiro Fukutomi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Azbil Corp
Original Assignee
Azbil Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Azbil Corp filed Critical Azbil Corp
Priority to JP58152480A priority Critical patent/JPS6045838A/ja
Publication of JPS6045838A publication Critical patent/JPS6045838A/ja
Publication of JPH0222411B2 publication Critical patent/JPH0222411B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP58152480A 1983-08-23 1983-08-23 デ−タ転送回路 Granted JPS6045838A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58152480A JPS6045838A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58152480A JPS6045838A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Publications (2)

Publication Number Publication Date
JPS6045838A JPS6045838A (ja) 1985-03-12
JPH0222411B2 true JPH0222411B2 (enrdf_load_stackoverflow) 1990-05-18

Family

ID=15541417

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58152480A Granted JPS6045838A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Country Status (1)

Country Link
JP (1) JPS6045838A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57203135A (en) * 1981-06-10 1982-12-13 Toshiba Corp Data transfer system

Also Published As

Publication number Publication date
JPS6045838A (ja) 1985-03-12

Similar Documents

Publication Publication Date Title
JPS61182321A (ja) 複数個の作動状態を有する、クロツク制御される装置の切り換え方法および回路装置
JPS62186629A (ja) 情報授受システム
JPH0331928A (ja) フレーム変換回路
JPH0222411B2 (enrdf_load_stackoverflow)
JPH0222410B2 (enrdf_load_stackoverflow)
JPH0395793A (ja) アービター回路
JP3459542B2 (ja) シリアルデータ転送装置
JPS6121725Y2 (enrdf_load_stackoverflow)
JPH0562784B2 (enrdf_load_stackoverflow)
JPS6053399B2 (ja) メモリコントロ−ル装置
KR940007479Y1 (ko) 복수 프로세서 간의 데이타 전송회로
SU1372330A1 (ru) Устройство дл св зи микропроцессора с внешними устройствами
JPS6111786Y2 (enrdf_load_stackoverflow)
KR930003994B1 (ko) 데이터 인터페이스회로
JPS60181858A (ja) 半導体集積回路装置
JP2569220B2 (ja) 論理回路の初期設定方法
KR0169789B1 (ko) 클럭주기가 다른 블럭들의 데이타 전송방법 및 회로
JPS6117478Y2 (enrdf_load_stackoverflow)
JPS6273362A (ja) デマンド転送回路
JP2867480B2 (ja) メモリ切替回路
JPH0512455A (ja) オプシヨン設定回路
JPH0650851B2 (ja) フレームアライナー
JPH10190766A (ja) シリアル・デジタル・データのフォーマット変換方法
JPS6171492A (ja) 磁気バブル記憶装置
JPH01286089A (ja) 信号変化検出回路