JPH0221633A - Wiring system - Google Patents
Wiring systemInfo
- Publication number
- JPH0221633A JPH0221633A JP63170905A JP17090588A JPH0221633A JP H0221633 A JPH0221633 A JP H0221633A JP 63170905 A JP63170905 A JP 63170905A JP 17090588 A JP17090588 A JP 17090588A JP H0221633 A JPH0221633 A JP H0221633A
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- terminal
- trunk line
- determined
- leading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 4
- 238000000605 extraction Methods 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は斜め配線の自動配線方式に係り、特に計算機等
に使用される多品種の高速L S I 、プリント基板
に好適な自動配線方式に関する。[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to an automatic wiring method for diagonal wiring, and more particularly to an automatic wiring method suitable for various kinds of high-speed LSIs and printed circuit boards used in computers, etc. .
従来、斜め配線方式については、プリンティド・サーキ
ット・ワールド・コンベンションIV(1987)WC
IV−3(PRINTEDCIRCUITWORLDC
ONVENT−1ON IV WCIV−3) に
おイテ論シラしている。ここではプリント基板の自動斜
め配線について、デイレイ指定配線及びラインサーチ手
法、高速配線長指定配線が論しられている。Conventionally, regarding the diagonal wiring method, the Printed Circuit World Convention IV (1987) WC
IV-3 (PRINTED CIRCUITWORLDC
ONVENT-1ON IV WCIV-3) This article discusses automatic diagonal wiring for printed circuit boards, including delay specified wiring, line search methods, and high-speed wiring length specified wiring.
上記従来技術では、未配線本数(自動配線で、配線でき
なかった配線本数)が多いことが問題であった。その原
因は、配線が先着順であるため、先に配線されたネット
が妨害となり後から配線するネットが割付けられないこ
と、である。すなわち第2図のように、先に割付けられ
たネット1によって、端子2から配線が引出せなくなる
。The above conventional technology has a problem in that the number of unwired wires (the number of wires that could not be wired by automatic wiring) is large. The reason for this is that since wiring is done on a first-come, first-served basis, nets that are wired first become obstacles and nets that are wired later cannot be allocated. That is, as shown in FIG. 2, the wires cannot be drawn out from the terminals 2 due to the previously allocated net 1.
本発明の目的は、上記配線順序の問題を解決し、未配線
を少なくし、かつ高速な自動配線を行うことにある。An object of the present invention is to solve the above-mentioned wiring order problem, reduce unwired parts, and perform high-speed automatic wiring.
上記目的は、第1図に示されるような処理方式によって
達成される。The above object is achieved by a processing scheme as shown in FIG.
まず、全ての配線対象ネッ1−について第3図のように
、端子4〜6の引出し方向を配線長を短くするように第
3図(a)、(b)から(a)を選択する。First, as shown in FIG. 3, for all the nets 1- to be wired, select (a) from FIGS. 3(a) and 3(b) so as to shorten the wiring length in the lead-out direction of the terminals 4 to 6.
(200) この時、第3図のような座標系を用いる
ことで配線長計算する。(200) At this time, the wiring length is calculated using a coordinate system as shown in FIG.
次に、決められた端子引出し方向を基にこのづ高配線(
支線と言う)を一つの配線(幹線と言う)で結ぶことを
考え、幹線が重ならす、かつ、異なるネットの支線が重
ならないように、第4図のように、幹線9が幹線10よ
りも上に割付ける必要があることを表す上下制約グラフ
(第4(C)図)を作成する。(201)
次に、上下制約グラフに基づき、幹線が重ならないよう
に、第4(b)図のように幹線位置を決定し、支線を端
子位置まで伸ばすことで結線処理が終了する。(202
,203) 例えば第4(C)図で2座標の小さい方
から幹線を割付ける場合。Next, based on the predetermined terminal pull-out direction, the height wiring (
Considering connecting the branch lines (referred to as branch lines) with one wiring (referred to as the main line), the main line 9 should be connected to the main line 10 so that the main lines overlap and the branch lines of different nets do not overlap, as shown in Figure 4. A vertical constraint graph (FIG. 4(C)) representing the need for allocation above is created. (201) Next, based on the vertical constraint graph, the main line position is determined as shown in FIG. 4(b) so that the main lines do not overlap, and the branch line is extended to the terminal position, thereby completing the connection process. (202
, 203) For example, in FIG. 4(C), when the main line is allocated from the smaller of the two coordinates.
幹線9を割付ける前に幹線10を割付けることによって
幹線9が未配線になることが避けられる。By allocating the trunk line 10 before allocating the trunk line 9, it is possible to prevent the trunk line 9 from becoming unwired.
ここで端子引出方向を先に決定することによって、幹線
の長さが幹線位置によって変化しないので、−意しこ上
下制約グラフが決定される。By determining the terminal drawing direction first, the length of the main line does not change depending on the position of the main line, so that a vertical constraint graph is determined.
また、上下制約グラフを作成することによって支線が重
複することがない。Furthermore, by creating a vertical constraint graph, branch lines do not overlap.
また、配線長計算において、同一ネット内の各端子引出
方向を同しくすることによって、幹線長が一意に決定す
る。すなわち、支線方向がyであれば、端子のX座標の
広がりが幹線長であり、同法に支線方向がXであれば、
端子のX座標の広がりが幹線長である。従って幹線位置
が決定する前に幹線長が算出可能である。ここで座標系
は第3図のような3軸座標系を用いている。In addition, in wiring length calculation, by making each terminal in the same net lead out in the same direction, the trunk length can be uniquely determined. In other words, if the branch line direction is y, the spread of the X coordinate of the terminal is the main line length, and if the branch line direction is X according to the same method,
The extent of the X coordinates of the terminals is the main line length. Therefore, the trunk length can be calculated before the trunk position is determined. Here, a three-axis coordinate system as shown in FIG. 3 is used as the coordinate system.
以下、本発明の一実施例を第3〜第5図によって説明す
る。第3図で、端子3の座標は(4,1゜O)、端子4
は(2,5,・3)、端子5は(4゜7.3)である。An embodiment of the present invention will be described below with reference to FIGS. 3 to 5. In Figure 3, the coordinates of terminal 3 are (4,1°O) and terminal 4
is (2,5,·3), and terminal 5 is (4°7.3).
端子引出方向をy方向にとった・シ合、幹線長は端子X
座標の広がりから2′となり、X方向にとった場合は端
子X座標の広がりから6′となる。従って第3図(a)
のように端子をy方向に引出すことに決める。(第1図
の200)このようにして第4図(a)の場合には。The terminal pull-out direction is in the y direction.The main line length is terminal X.
It is 2' from the spread of the coordinates, and when taken in the X direction, it is 6' from the spread of the terminal X coordinates. Therefore, Figure 3(a)
We decide to pull out the terminal in the y direction as shown in the figure below. (200 in FIG. 1) In this way, in the case of FIG. 4(a).
第4図(b)のように端子引出方向を決める。Determine the terminal drawing direction as shown in FIG. 4(b).
次に、端子引出方向が同じネットについて、上下制約グ
ラフを作成する。第4図(b)では、端子6のネノ1〜
と端子7のネットが、y方向に端子弓出を行っている。Next, a vertical constraint graph is created for nets with the same terminal extraction direction. In FIG. 4(b), terminal 6's terminal 1~
The net of terminal 7 and terminal 7 are projecting in the y direction.
ここで端子X座標が等しいものがあるので、支線が重な
らないために幹線9を幹線1oよりも上に割付けるとい
う意味をもつ上下制約グラフ(第4(C)図)を生成す
る。(第1図の201)これによって、幹線から端子へ
支線が伸ばせることが保証される。Here, since some terminals have the same X coordinate, a vertical constraint graph (FIG. 4(C)) is generated which means that the main line 9 is allocated above the main line 1o so that the branch lines do not overlap. (201 in Figure 1) This ensures that the branch line can be extended from the main line to the terminal.
次に上下制約を満足するように、幹線9を幹線10の上
になるように割付位置を決定し、幹線11を他の幹線9
,10と重ならないように割付位置を決定する。(第1
図の202)
さらに、支線を既に決定された割付位置から各端子まで
伸ばす(第1図の203)ことで、最終的に第4(b)
図のような配線が得られる。Next, in order to satisfy the vertical constraints, the allocation position is determined so that the main line 9 is above the main line 10, and the main line 11 is placed above the other main line 9.
, 10 so as not to overlap. (1st
(202 in the figure) Furthermore, by extending the branch line from the already determined allocation position to each terminal (203 in Figure 1), the fourth (b)
The wiring shown in the figure is obtained.
第5図は、配線格子が縦にある場合であり、同様の処理
方式にて配線可能である。この場合、幹線方向は縦方向
とする。FIG. 5 shows a case where the wiring grid is vertical, and wiring can be done using the same processing method. In this case, the trunk direction is the vertical direction.
このように本実施例によれば、座標系を3軸にすること
によって上下制約を考慮でき配線順序にIt<存しなく
なるために、幹線9を1番下に割付けたあとに幹線10
を割付けられないという配線順序に依存する、ことがな
く未配線が少ない。また、端子引出方向を選択すること
によって配線長も短い配線結果が得られる。As described above, according to the present embodiment, by using the coordinate system as a three-axis coordinate system, vertical constraints can be taken into consideration, and since It< does not exist in the wiring order, trunk line 9 is assigned to the bottom, and then
There are fewer unwired lines because there is no need to assign wires that depend on the wiring order. Furthermore, by selecting the direction in which the terminals are drawn out, wiring results with short wiring lengths can be obtained.
〔発明の効果〕
本発明によれば、斜め配線を未配線少なく、かつ配線長
が短く自動配線できるので、信号遅延時間のばらつきが
少なくなり、高速動作可能な集積回路を多品種について
短期間に製造可能とする。[Effects of the Invention] According to the present invention, it is possible to automatically route diagonal wiring with fewer unwired lines and shorter wiring lengths, thereby reducing variations in signal delay time and making it possible to produce integrated circuits of various types capable of high-speed operation in a short period of time. Manufacturable.
第1図は本発明の一実施例の処理方式を示すフローチャ
ート、第2図は、従来技術の例を示す説1゛月図、第3
図は2種類の端子引出方向における配線図、
第4゜
第5図は本発明の詳細な説明図で
ある。
・・ネット、
2〜8・・・端子、
9〜11 ・
幹線。
第
図
と
属
図
第
図
(b)
(C)FIG. 1 is a flowchart showing a processing method according to an embodiment of the present invention, FIG. 2 is a flowchart showing an example of the prior art, and FIG.
The figures are wiring diagrams for two types of terminal extraction directions, and Figures 4 and 5 are detailed explanatory diagrams of the present invention. ...Net, 2-8...Terminal, 9-11 ・Main line. Diagram and genus diagram (b) (C)
Claims (1)
め配線及び前記素子列長手方向の配線を用いて配線する
方法において、前記回路素子上にある端子から配線長が
短くなるように引出し方向を決定し、同一ネット内の端
子から引出された配線を一つの幹線で結線できるように
、幹線の位置を決定し、端子からの引出し配線と幹線を
結ぶことで配線を行うことを特徴とする配線方式。1. In a method of wiring in which multiple circuit elements are arranged in a row and using diagonal wiring and wiring in the longitudinal direction of the element rows, the wiring is drawn out from the terminal on the circuit element so that the wiring length is shortened. Wiring is performed by determining the direction, determining the position of the main line, and connecting the wiring drawn from the terminal and the main line so that the wiring drawn from the terminals in the same net can be connected with one main line. Wiring method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63170905A JPH0221633A (en) | 1988-07-11 | 1988-07-11 | Wiring system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63170905A JPH0221633A (en) | 1988-07-11 | 1988-07-11 | Wiring system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0221633A true JPH0221633A (en) | 1990-01-24 |
Family
ID=15913508
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63170905A Pending JPH0221633A (en) | 1988-07-11 | 1988-07-11 | Wiring system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0221633A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6799753B2 (en) | 2001-09-28 | 2004-10-05 | Tokai Rubber Industries, Ltd. | Fluid-filled elastic mount |
US8219955B2 (en) | 2007-05-28 | 2012-07-10 | Fujitsu Limited | Automatically wiring circuit by setting and changing reference to design quality relating to electric characteristic |
-
1988
- 1988-07-11 JP JP63170905A patent/JPH0221633A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6799753B2 (en) | 2001-09-28 | 2004-10-05 | Tokai Rubber Industries, Ltd. | Fluid-filled elastic mount |
US8219955B2 (en) | 2007-05-28 | 2012-07-10 | Fujitsu Limited | Automatically wiring circuit by setting and changing reference to design quality relating to electric characteristic |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7275229B2 (en) | Auto connection assignment system and method | |
JPH05102305A (en) | Automatic layout method of semiconductor integrated circuit | |
US6615399B2 (en) | Semiconductor device having dummy pattern | |
JPH0221633A (en) | Wiring system | |
JP2938955B2 (en) | Wiring method for semiconductor integrated device | |
JPWO2009037738A1 (en) | Drawer wiring method, drawer wiring program, and drawer wiring apparatus | |
JP2885897B2 (en) | Automatic wiring method | |
JP4610682B2 (en) | Integrated circuit interconnection wiring method | |
JPH04236670A (en) | Data generating system for inspecting printed board | |
JP2008047562A (en) | Wiring method and wiring support device of circuit board | |
JP2851078B2 (en) | Manufacturing method of semiconductor integrated circuit | |
JPH09114876A (en) | Wiring pattern design method, wiring pattern design device and manufacture of multilayer wiring substrate | |
JPH02303142A (en) | Automatic layout in analog lsi | |
JP2593202B2 (en) | Automatic wiring processing equipment for multilayer printed wiring board automatic design equipment | |
JPH01286441A (en) | Layout design system for analog ic | |
JP3062149B2 (en) | Automatic wiring method | |
JP2943711B2 (en) | Automatic batch wiring processing method and method by automatic routing | |
JP3061172B2 (en) | Semiconductor integrated device | |
JP3039392B2 (en) | Automatic layout generation method for semiconductor integrated circuit | |
JP3214332B2 (en) | Layout method for semiconductor integrated circuit device | |
JPH04293170A (en) | Wiring processor of automatic design device for multilayer printed wiring board | |
JPS61253582A (en) | Wiring schedule method for printed board cad device | |
JPS63276177A (en) | Allocating system for terminal of package substrate | |
JPH087759B2 (en) | Automatic component placement processing method | |
JPH06274571A (en) | Automatic wiring processing system in printed board design supporting system |