JPH0221614B2 - - Google Patents

Info

Publication number
JPH0221614B2
JPH0221614B2 JP57214364A JP21436482A JPH0221614B2 JP H0221614 B2 JPH0221614 B2 JP H0221614B2 JP 57214364 A JP57214364 A JP 57214364A JP 21436482 A JP21436482 A JP 21436482A JP H0221614 B2 JPH0221614 B2 JP H0221614B2
Authority
JP
Japan
Prior art keywords
mode
register
value
arithmetic processing
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57214364A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59103146A (ja
Inventor
Yoshio Nakano
Yutaka Takano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57214364A priority Critical patent/JPS59103146A/ja
Publication of JPS59103146A publication Critical patent/JPS59103146A/ja
Publication of JPH0221614B2 publication Critical patent/JPH0221614B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Storage Device Security (AREA)
  • Microcomputers (AREA)
JP57214364A 1982-12-06 1982-12-06 動作モ−ド表示装置 Granted JPS59103146A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57214364A JPS59103146A (ja) 1982-12-06 1982-12-06 動作モ−ド表示装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57214364A JPS59103146A (ja) 1982-12-06 1982-12-06 動作モ−ド表示装置

Publications (2)

Publication Number Publication Date
JPS59103146A JPS59103146A (ja) 1984-06-14
JPH0221614B2 true JPH0221614B2 (en:Method) 1990-05-15

Family

ID=16654560

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57214364A Granted JPS59103146A (ja) 1982-12-06 1982-12-06 動作モ−ド表示装置

Country Status (1)

Country Link
JP (1) JPS59103146A (en:Method)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62105237A (ja) * 1985-10-31 1987-05-15 Nec Corp マイクロプログラム制御装置
JPH0516679U (ja) * 1991-08-12 1993-03-02 調 内田 多用途テイツシユペーパーケースの保持具

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53132240A (en) * 1977-04-25 1978-11-17 Hitachi Ltd Processing mode selection system
JPS57120300A (en) * 1981-01-20 1982-07-27 Canon Inc Program protection system

Also Published As

Publication number Publication date
JPS59103146A (ja) 1984-06-14

Similar Documents

Publication Publication Date Title
US5557766A (en) High-speed processor for handling multiple interrupts utilizing an exclusive-use bus and current and previous bank pointers to specify a return bank
EP0511674B1 (en) Single chip microcomputer
US20080133887A1 (en) Data processing apparatus of high speed process using memory of low speed and low power consumption
JPH01131949A (ja) 処理依頼機能を持つ並列計算機
US5752273A (en) Apparatus and method for efficiently determining addresses for misaligned data stored in memory
JP3605978B2 (ja) マイクロコンピュータ
KR20170123301A (ko) 마이크로 컴퓨터
JPH0221614B2 (en:Method)
US6275925B1 (en) Program execution method and program execution device
JP2680828B2 (ja) ディジタル装置
JP3539984B2 (ja) プロセッサ
EP0915416B1 (en) System for allowing a two word instruction to be executed in a single cycle and method therefor
JPH02211534A (ja) 並列処理装置
JPH059815B2 (en:Method)
Godse ARM Controller
JP2883488B2 (ja) 命令処理装置
US7206894B2 (en) Microcomputer application system, microcomputer, signal processing system and signal processing LSI
JPS6011934A (ja) 動作モ−ド表示装置
JPS59218569A (ja) マイクロ・コンピユ−タ
JP3102399B2 (ja) データ処理装置及び方法
JP4641391B2 (ja) ダイレクトメモリアクセス装置及びその制御方法、データ処理装置
JP2883489B2 (ja) 命令処理装置
JPS61184644A (ja) 仮想計算機システム制御方式
JPS60193046A (ja) 命令例外検出方式
JPH04205031A (ja) マイクロコンピュータ