JPH02170490A - Circuit board of metal core type - Google Patents

Circuit board of metal core type

Info

Publication number
JPH02170490A
JPH02170490A JP32398088A JP32398088A JPH02170490A JP H02170490 A JPH02170490 A JP H02170490A JP 32398088 A JP32398088 A JP 32398088A JP 32398088 A JP32398088 A JP 32398088A JP H02170490 A JPH02170490 A JP H02170490A
Authority
JP
Japan
Prior art keywords
pattern
metal substrate
insulator layer
circuit
circuit pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP32398088A
Other languages
Japanese (ja)
Inventor
Kenji Sasaoka
賢司 笹岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP32398088A priority Critical patent/JPH02170490A/en
Publication of JPH02170490A publication Critical patent/JPH02170490A/en
Pending legal-status Critical Current

Links

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)

Abstract

PURPOSE:To remove noises in a circuit pattern by a method wherein a prescribed laminated region which is formed of a metal substrate, an insulator layer on the substrate and the circuit pattern formed on the insulator layer functions concurrently as a capacitor. CONSTITUTION:An insulator layer 2 of a polyimide-based resin is integrally formed on a metal substrate 1; a ground pattern 3 is integrally formed on a prescribed region face of the insulator layer 2. The pattern 3 is connected electrically to the substrate 1 via an opening 4 which has been made in one part of the insulating layer 2. A circuit pattern 5 is isolated from the pattern 3 and is applied and formed on another region of the insulator layer 2. During this process, an end-part 5a of the pattern 5 uses a region 1a, of the substrate 1, facing it as a counter electrode; a region 2a of the insulator layer 2 is used as a dielectric layer; they are constituted so as to function as a capacitor. Thereby, noises of the pattern 5 can be driven easily to the pattern 3 via this capacitor.

Description

【発明の詳細な説明】 [発明の目的] (産業上の利用分野) 本発明はメタルコア型回路基板に係り、特にコアを成す
メタル板を導電体路として利用する構成のメタルコア型
回路基板に関する。
DETAILED DESCRIPTION OF THE INVENTION [Object of the Invention] (Industrial Application Field) The present invention relates to a metal core type circuit board, and more particularly to a metal core type circuit board having a configuration in which a metal plate forming a core is used as a conductive path.

(従来の技術) 回路基板の放熱性や機械的強度の向上を目的にメタル板
をコアとし、そのコアの少なくとも一方の主面に絶縁体
層を被覆して、この絶縁体層面上に回路パターン層を形
成した構成の回路基板が開発されている。この種のメタ
ルコア型回路基板は電子部品の高密度実装用乃至高密度
回路部品の小形化などの点からも多くの関心を寄せられ
ている。ところでこの種のメタルコア型回路基板におい
て、前記コアを成すメタル板を導電体として利用するこ
とが試みられている。すなわち、メタル基板の主面を被
覆する絶縁体層上の所定領域に設けたグランドパターン
を前記絶縁体層に穿設した孔を介してメタル基板と電気
的に接続し、前記メタル基板をグランド電位に落す一方
、絶縁体層上に前記グランドパターンと離隔して所要の
回路パターンを形成した構造の回路基板が開発されてい
る。 ところで、このメタル基板を導電体の一部として
利用する構造のメタルコア型回路基板においては、回路
パターン側におけるノイズを除去乃至回避するため回路
パターンとグランドパターンとの間に適宜コンデンサを
付設している。つまり、前記回路パターン側に電子部品
を搭載、実装した場合、その回路パターン側に認められ
るノイズを除去乃至低減するため、コンデンサ素子を回
路パターンとグランドパターンとの間に特に配設してい
る。
(Prior art) In order to improve heat dissipation and mechanical strength of a circuit board, a metal plate is used as a core, at least one main surface of the core is coated with an insulator layer, and a circuit pattern is formed on the surface of the insulator layer. Circuit boards with layered configurations have been developed. This type of metal core type circuit board has attracted a lot of interest from the viewpoint of high-density mounting of electronic components and miniaturization of high-density circuit components. By the way, in this type of metal core type circuit board, attempts have been made to utilize the metal plate forming the core as a conductor. That is, a ground pattern provided in a predetermined area on an insulator layer covering the main surface of a metal substrate is electrically connected to the metal substrate through a hole drilled in the insulator layer, and the metal substrate is set at a ground potential. On the other hand, a circuit board having a structure in which a required circuit pattern is formed on an insulating layer at a distance from the ground pattern has been developed. By the way, in a metal core type circuit board that uses this metal board as a part of the conductor, a capacitor is appropriately attached between the circuit pattern and the ground pattern in order to eliminate or avoid noise on the circuit pattern side. . That is, when electronic components are mounted and mounted on the circuit pattern side, a capacitor element is especially arranged between the circuit pattern and the ground pattern in order to remove or reduce noise observed on the circuit pattern side.

(発明が解決しようとする課題) しかし上記回路パターンのノイズを除去乃至低減するた
め回路パターンとグランドパターンとの間にコンデンサ
素子を特に附設する構成は、それだけ実装部品数の増加
となり、かつ回路構成も凌雑化する。このため実装作業
が煩雑化し量産的にも、また信頼性の上でも十分満足し
うるちのとは言い難い。
(Problem to be Solved by the Invention) However, the configuration in which a capacitor element is specifically attached between the circuit pattern and the ground pattern in order to remove or reduce noise in the circuit pattern increases the number of components mounted, and the circuit configuration It also becomes more complex. For this reason, the mounting work becomes complicated, and it is difficult to say that it is fully satisfactory in terms of mass production and reliability.

[発明の構成] (課題を解決するための手段) 本発明は、上記事情に対応してなされたもので、それぞ
れ所要の機能を果すメタル基板と、このメタル基板上に
設けた絶縁体層と、この絶縁体層上に設けられた回路パ
ターンとが成す所定の積層領域にコンデンサ機能を兼備
させ、前記回路パターンにおけるノイズの除去を図るよ
うに構成したことを特徴とする。
[Structure of the Invention] (Means for Solving the Problems) The present invention has been made in response to the above-mentioned circumstances, and includes a metal substrate that performs the required functions, an insulating layer provided on the metal substrate, and an insulating layer provided on the metal substrate. The present invention is characterized in that a predetermined laminated region formed by the circuit pattern provided on the insulator layer has a capacitor function, and is configured to remove noise in the circuit pattern.

(作 用) 上記、本発明の構成乃至手段によれば、グランドパター
ンに連接するメタル基板は一方の電極を成し、またメタ
ル基板上に絶縁体層を介して積層形成された回路パター
ンの一部は他方の電極を成し、前記絶縁体層の一部を誘
電体としてコンデンサ機能を兼備することになる。つま
り、回路パターンとグランドパターンとは一体的に形設
されたコンデンサを介して電気的に接続した構成となる
ため、回路パターン側において発生したノイズも容易に
除去乃至回避し得る。しかも前記コンデンサは回路基板
に一体的に組込み、形成されているので、別途コンデン
サ素子を回路パターンとグランドパターンとの間に配設
する作業も不要となるとともに、コンパクト化も達成さ
れる。
(Function) According to the above structure or means of the present invention, the metal substrate connected to the ground pattern forms one electrode, and also serves as one of the circuit patterns laminated on the metal substrate with an insulating layer interposed therebetween. The part forms the other electrode, and also has a capacitor function by using a part of the insulating layer as a dielectric. In other words, since the circuit pattern and the ground pattern are electrically connected via the integrally formed capacitor, noise generated on the circuit pattern side can be easily removed or avoided. Moreover, since the capacitor is formed integrally with the circuit board, there is no need to separately arrange a capacitor element between the circuit pattern and the ground pattern, and compactness can also be achieved.

(実施例) 以下第1図を参照して本発明の詳細な説明する。図は本
発明のメタルコア型回路基板の主要部を縦断面的に示し
たもので、1はメタル基板たとえば、厚さ 1.5m 
mの鋼板、2は前記鋼板1の主面上に一体的に被着形成
された絶縁体層たとえば、厚さ0.1mmのポリイミド
系樹脂層である。
(Example) The present invention will be described in detail below with reference to FIG. The figure is a vertical cross-sectional view of the main parts of the metal core type circuit board of the present invention, and 1 is a metal board with a thickness of, for example, 1.5 m.
Steel plate m, 2 is an insulating layer integrally formed on the main surface of the steel plate 1, for example, a polyimide resin layer having a thickness of 0.1 mm.

3は前記ポリイミド系樹脂層2の所定領域面上に一体的
に被着形成されたグランドパターンで、このグランドパ
ターン3は前記ポリイミド系樹脂層2の一部を穿設して
設けた開口(孔)4を介してメタル基板1に電気的に接
続している。また5は前記グランドパターン3と離隔し
て、前記ポリイミド系樹脂層2の他の領域面上に一体的
に被着形成された回路パターン、6は前記回路パターン
5の所定位置に配設乃至搭載、実装された電子部品たと
えば、パッケージ型tC素子、コンデンサ、抵抗体など
である。しかして、前記回路パターン5の端部領域5a
はこの端部領域5aに対向するメタル基板の領域1aを
対向電極とし、これら両頭域5 a s 1 aの間に
介在するポリイミド系樹脂層2の領域2aを誘電体層と
してコンデンサ機能を果すように構成しである。つまり
、前記回路パターン5は、この回路パターン5の所定位
置に搭載実装された電子部品6と共に所望の電子回路乃
至回路装置を構成する一方、回路パターン5はこの回路
パターン5端部5aなどで形成するコンデンサ7を介し
てグランド回路パターン3に電気的に接続した構造を採
っている。
Reference numeral 3 denotes a ground pattern integrally formed on the surface of a predetermined area of the polyimide resin layer 2, and this ground pattern 3 has an opening (hole) formed by drilling a part of the polyimide resin layer 2. ) 4 to the metal substrate 1. Further, 5 is a circuit pattern that is integrally formed on another area surface of the polyimide resin layer 2 apart from the ground pattern 3, and 6 is arranged or mounted at a predetermined position of the circuit pattern 5. , mounted electronic components such as packaged TC elements, capacitors, resistors, etc. Therefore, the end region 5a of the circuit pattern 5
The region 1a of the metal substrate facing this end region 5a is used as a counter electrode, and the region 2a of the polyimide resin layer 2 interposed between these two-headed regions 5a s 1 a is used as a dielectric layer to function as a capacitor. It is composed of: In other words, the circuit pattern 5 constitutes a desired electronic circuit or circuit device together with the electronic component 6 mounted at a predetermined position of the circuit pattern 5, while the circuit pattern 5 is formed by the end portion 5a of the circuit pattern 5, etc. The structure is electrically connected to the ground circuit pattern 3 via a capacitor 7.

しかして、本発明のメタルコア型回路基板は次のように
して製造しうる。先ず所望寸法のメタル基板1を用意し
、このメタル基板1の主面上にたとえば、ポリイミド系
樹脂層を塗布形成し、乾燥、焼付は処理して絶縁体層2
を形成する。次いで前記形成したポリイミド系樹脂から
成る絶縁体層2の一部を選択的に除去乃至穿設してメタ
ル基板1の一部を露出させる。なおこのメタル基板1の
一部露出は前記絶縁体層2の形成において、前記露出さ
せる領域をマスキングしておいて絶縁体層2が形成され
ないようにしておいてもよい。
Therefore, the metal core type circuit board of the present invention can be manufactured as follows. First, a metal substrate 1 of a desired size is prepared, and a polyimide resin layer, for example, is applied and formed on the main surface of the metal substrate 1, and then dried and baked to form an insulator layer 2.
form. Next, a portion of the formed insulating layer 2 made of polyimide resin is selectively removed or bored to expose a portion of the metal substrate 1. Note that this part of the metal substrate 1 may be exposed in the formation of the insulator layer 2 by masking the area to be exposed so that the insulator layer 2 is not formed.

上記絶縁体層2形成後、メタル基板1の一部を選択的に
露出させた領域を含む絶縁体層2の所定領域面上に、例
えば導電性ペーストを用いグランドパターン3を印刷形
成する。この際、グランドパターン3は前記メタル基板
1の選択的露出面に接続するように形成する。一方前記
グランドパターン3と離隔させて絶縁体層2上にたとえ
ば導電性ペーストを用い所望の回路パターン5を印刷形
成する。この回路パターン5の形成に当って、回路パタ
ーン5の一部、たとえば、前記グランドパターン3側端
部を膨大化しコンデンサの電極として機能しうるように
しておく。かくしてグランドパターン3および回路パタ
ーン5を印刷形成した後、乾燥、焼成処理を施すことに
よって、グランドパターン3、回路パターン5および前
記両パターン3.5間に介在するコンデンサ7が一体的
に形成されたメタルコア型回路基板が得られる。
After forming the insulating layer 2, a ground pattern 3 is printed using, for example, a conductive paste on the surface of a predetermined region of the insulating layer 2, including a region where a part of the metal substrate 1 is selectively exposed. At this time, the ground pattern 3 is formed so as to be connected to the selectively exposed surface of the metal substrate 1. On the other hand, a desired circuit pattern 5 is printed on the insulating layer 2 using, for example, a conductive paste, apart from the ground pattern 3. In forming this circuit pattern 5, a part of the circuit pattern 5, for example, the end portion on the side of the ground pattern 3 is enlarged so that it can function as an electrode of a capacitor. After printing and forming the ground pattern 3 and the circuit pattern 5 in this way, the ground pattern 3, the circuit pattern 5, and the capacitor 7 interposed between the two patterns 3.5 were integrally formed by drying and baking. A metal core type circuit board is obtained.

上記メタルコア型回路基板の製造法ではグランドパター
ン3および回路パターン5を導電ペーストの印刷で形成
する例を示したが、絶縁体層2面上に例えば銅箔を貼り
合せておき、この銅箔について選択エツチング処理を施
し所要のグランドパターン3および回路パターン5を形
成した後、絶縁体層2の一部を切除し露出させたメタル
基板1面とグランドパターン3とを導電性ペーストや導
電性はんだなどで電気的に接続する方式でも製造しうる
In the manufacturing method of the metal core type circuit board described above, an example was shown in which the ground pattern 3 and the circuit pattern 5 are formed by printing conductive paste. After performing selective etching to form the required ground pattern 3 and circuit pattern 5, a part of the insulating layer 2 is removed and the exposed surface of the metal substrate 1 and the ground pattern 3 are bonded with conductive paste, conductive solder, etc. It can also be manufactured using an electrical connection method.

上記のごとく本発明に係るメタルコア型回路基板はメタ
ル基板の一部1aおよびこのメタル基板1上に絶縁体層
2aを介して形成された回路パターンの一部5aをそれ
ぞれ対向電極とし、これら対向電極1a、5a間の絶縁
体層2aを誘電体としてコンデンサ機能をもたせている
。すなわちメタル基板1上に絶縁体層2を介して形成さ
れている回路パターン5は、前記コンデンサを介してグ
ランドパターン3に接続した構成を採っている。
As described above, in the metal core type circuit board according to the present invention, the part 1a of the metal substrate and the part 5a of the circuit pattern formed on the metal substrate 1 via the insulator layer 2a are used as opposing electrodes, respectively, and these opposing electrodes are The insulator layer 2a between 1a and 5a is used as a dielectric to provide a capacitor function. That is, the circuit pattern 5 formed on the metal substrate 1 via the insulator layer 2 is connected to the ground pattern 3 via the capacitor.

従って前記回路パターンに所要の電子部品を搭載、実装
し、実装回路部品乃至実装回路装置を構成した場合、し
ばしば起生ずる前記回路パターン側でのノイズも前記コ
ンデンサを介してグランドパターン側へ容易に除去され
る。つまり、実装回路装置としてみるとノイズは全面的
に除去乃至低減あるいは回避され常時すぐれた所要の機
能が発揮されることになる。
Therefore, when necessary electronic components are mounted and mounted on the circuit pattern to form a mounted circuit component or a mounted circuit device, noise that often occurs on the circuit pattern side can be easily removed to the ground pattern side via the capacitor. be done. In other words, when viewed as a mounted circuit device, noise is completely eliminated, reduced or avoided, and excellent required functions are always exhibited.

なお、上記構成例では回路パターンが一層の場合を示し
たが前記回路パターン上に絶縁体層を介し一層以上の回
路パターンを形成した多層型であってもよい。
Although the above configuration example shows the case where the circuit pattern is one layer, it may be a multilayer type in which one or more circuit patterns are formed on the circuit pattern with an insulating layer interposed therebetween.

[発明の効果] 上記説明から分るように、本発明に係るメタルコア型回
路基板は、回路パターン側のノイズを除去乃至回避する
コンデンサが一体的に組込まれているため、たとえば実
装回路装置に構成した場合も、前記ノイズに起因する誤
動作なども全面的に抑止しつる。しかも製造乃至構成に
当って煩雑な作業工程の附加などもなくかつ、コンデン
サ素子の別設もないためコンパクトにもなる。
[Effects of the Invention] As can be seen from the above description, the metal core type circuit board according to the present invention has a capacitor integrally incorporated therein for removing or avoiding noise on the circuit pattern side, so that it can be configured, for example, in a mounted circuit device. Even in this case, malfunctions caused by the noise are completely suppressed. In addition, there is no need to add any complicated work processes to the manufacturing or configuration, and there is no separate provision of a capacitor element, making it compact.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明に係るメタルコア型回路基板の構成例を
示す断面図である。 1・・・メタル基板 2・・・絶縁体層 3・・・グランドパターン 4・・・穿設孔 5・・・回路パターン 6・・・電子部品 7・・・コンデンサ 出願人      株式会社 東芝
FIG. 1 is a sectional view showing an example of the structure of a metal core type circuit board according to the present invention. 1...Metal substrate 2...Insulator layer 3...Ground pattern 4...Drilling hole 5...Circuit pattern 6...Electronic component 7...Capacitor applicant Toshiba Corporation

Claims (1)

【特許請求の範囲】  メタル基板と、このメタル基板の少なくとも主面を被
覆する絶縁体層と、この絶縁体層の一部を穿設して形成
した孔を介して前記メタル基板に電気的に接続するグラ
ンドパターンと、このグランドパターンと電気的に隔絶
して前記絶縁体層上に形成された回路パターンとを具備
し、 前記メタル基板−絶縁体層−回路パターンの所定の積層
領域に前記回路パターンにおけるノイズを除去するコン
デンサ機能を持たせたことを特徴とするメタルコア型回
路基板。
[Claims] A metal substrate, an insulating layer covering at least the main surface of the metal substrate, and a hole formed by drilling a part of the insulating layer to electrically connect the metal substrate to the metal substrate. A ground pattern to be connected, and a circuit pattern formed on the insulator layer electrically isolated from the ground pattern, and the circuit is provided in a predetermined stacked area of the metal substrate-insulator layer-circuit pattern. A metal core type circuit board characterized by having a capacitor function that removes noise in the pattern.
JP32398088A 1988-12-22 1988-12-22 Circuit board of metal core type Pending JPH02170490A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP32398088A JPH02170490A (en) 1988-12-22 1988-12-22 Circuit board of metal core type

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32398088A JPH02170490A (en) 1988-12-22 1988-12-22 Circuit board of metal core type

Publications (1)

Publication Number Publication Date
JPH02170490A true JPH02170490A (en) 1990-07-02

Family

ID=18160772

Family Applications (1)

Application Number Title Priority Date Filing Date
JP32398088A Pending JPH02170490A (en) 1988-12-22 1988-12-22 Circuit board of metal core type

Country Status (1)

Country Link
JP (1) JPH02170490A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49133859A (en) * 1973-04-25 1974-12-23
JPS5926275B2 (en) * 1977-12-23 1984-06-26 味の素株式会社 Method for producing L-glutamic acid by fermentation method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49133859A (en) * 1973-04-25 1974-12-23
JPS5926275B2 (en) * 1977-12-23 1984-06-26 味の素株式会社 Method for producing L-glutamic acid by fermentation method

Similar Documents

Publication Publication Date Title
EP1761119B1 (en) Ceramic capacitor
JP5188256B2 (en) Capacitor component manufacturing method
JP2002026513A (en) Electronic parts, its manufacturing method, assembled electronic parts, electronic parts mounting structure, and electronic device
JP3087495B2 (en) Capacitors and shield cases
JPH10289837A (en) Laminated electronic parts
JP2001267710A (en) Electronic circuit device and multilayer printed wiring board
JP2630293B2 (en) Multilayer wiring board
JPS63114299A (en) Printed wiring board
JPH09181443A (en) Electronic component manufacturing method
JP3854095B2 (en) Multilayer circuit board
JPH02170490A (en) Circuit board of metal core type
JP2000068149A (en) Laminated electronic component and manufacture therefor
JPH0231797Y2 (en)
JPH0695591B2 (en) Flexible circuit board for mounting IC and manufacturing method thereof
KR100653247B1 (en) Printed circuit board having embedded electric components and fabricating method therefore
JPH03252193A (en) Wiring board
JPH08316592A (en) Circuit board and production thereof
JPH0347341Y2 (en)
JPH03255691A (en) Printed wiring board
JPH03136396A (en) Electronic circuit component, manufacture thereof and electronic circuit apparatus
JPH1127078A (en) Chip piezoelectric vibration parts
JP3402439B2 (en) Chip-type multilayer electronic components
JPH02102594A (en) Hybrid integrated circuit substrate
JPH09199375A (en) Multi-terminal through-capacitor
JPS58143598A (en) Electronic circuit part