JPH02118953U - - Google Patents
Info
- Publication number
- JPH02118953U JPH02118953U JP2686389U JP2686389U JPH02118953U JP H02118953 U JPH02118953 U JP H02118953U JP 2686389 U JP2686389 U JP 2686389U JP 2686389 U JP2686389 U JP 2686389U JP H02118953 U JPH02118953 U JP H02118953U
- Authority
- JP
- Japan
- Prior art keywords
- gate
- cutoff voltage
- type
- small
- effect transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005669 field effect Effects 0.000 claims description 5
- 230000009977 dual effect Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 1
Landscapes
- Control Of Amplification And Gain Control (AREA)
- Amplifiers (AREA)
Description
第1図は本考案のデユアルゲート電界効果型ト
ランジスタを増幅回路に適用した一実施例の回路
図、第2図は本考案のデユアルゲート電界効果型
トランジスタを周波数混合回路に適用した他の実
施例の回路図、第3図はデユアルゲート型電界効
果トランジスタのゲート電圧に対するドレイン電
流の関係図、第4図は従来のデユアルゲート型電
界効果トランジスタを用いたバイアス回路の回路
図である。
1,1′……信号入力端子(IN)、2……A
GC入力端子(VAGC)、3……信号出力端子
(OUT)、4……給電端子(Vcc)、R1〜
R8,RS……バイアス抵抗、RFC1,2,3
……高周波チヨークコイル、C1〜C5……コン
デンサ。
Figure 1 is a circuit diagram of one embodiment in which the dual-gate field effect transistor of the present invention is applied to an amplifier circuit, and Figure 2 is another embodiment in which the dual-gate field-effect transistor of the present invention is applied to a frequency mixing circuit. 3 is a diagram showing the relationship between the drain current and the gate voltage of a dual gate field effect transistor, and FIG. 4 is a circuit diagram of a bias circuit using a conventional dual gate field effect transistor. 1, 1'...Signal input terminal (IN), 2...A
GC input terminal (VAGC), 3... Signal output terminal (OUT), 4... Power supply terminal (Vcc), R 1 ~
R 8 , RS...Bias resistance, RFC1, 2, 3
...High frequency chiyoke coil, C1 to C5 ...Capacitor.
Claims (1)
プレツシヨン型でかつ、第2ゲートのカツトオフ
電圧は正側のエンハンスメント型もしくは負側で
も小さいエンハンスメント型に近にゲート構造を
有することを特徴とするデユアルゲート型電界効
果トランジスタ。 A dual gate type, characterized in that the cutoff voltage of the first gate is a depletion type, which is large on the negative side, and the cutoff voltage of the second gate is an enhancement type, which is small on the positive side, or has a gate structure close to an enhancement type, where the cutoff voltage is small on the negative side. field effect transistor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2686389U JPH02118953U (en) | 1989-03-08 | 1989-03-08 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2686389U JPH02118953U (en) | 1989-03-08 | 1989-03-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH02118953U true JPH02118953U (en) | 1990-09-25 |
Family
ID=31248872
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2686389U Pending JPH02118953U (en) | 1989-03-08 | 1989-03-08 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02118953U (en) |
-
1989
- 1989-03-08 JP JP2686389U patent/JPH02118953U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5948142U (en) | MOS input buffer circuit with hysteresis characteristics | |
JPH02118953U (en) | ||
JPH0348924U (en) | ||
JPS6261528U (en) | ||
JPS62151221U (en) | ||
JPH0377519U (en) | ||
JPH0164214U (en) | ||
JPH02106732U (en) | ||
JPH0224615U (en) | ||
JPS61119420U (en) | ||
JPS63167752U (en) | ||
JPH0232221U (en) | ||
JPS58158520U (en) | Feedback amplifier circuit | |
JPS6214818U (en) | ||
JPS6170430U (en) | ||
JPS5873620U (en) | variable gain amplifier | |
JPS6178437U (en) | ||
JPH0260317U (en) | ||
JPS63174728U (en) | ||
JPS6381518U (en) | ||
JPH0316358U (en) | ||
JPS61126627U (en) | ||
JPS5844613U (en) | Reference current source circuit | |
JPH0288316U (en) | ||
JPH01110525U (en) |