JPH0211174B2 - - Google Patents

Info

Publication number
JPH0211174B2
JPH0211174B2 JP6323682A JP6323682A JPH0211174B2 JP H0211174 B2 JPH0211174 B2 JP H0211174B2 JP 6323682 A JP6323682 A JP 6323682A JP 6323682 A JP6323682 A JP 6323682A JP H0211174 B2 JPH0211174 B2 JP H0211174B2
Authority
JP
Japan
Prior art keywords
frequency divider
signal
output
frequency
sweep
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6323682A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58181314A (ja
Inventor
Masahiro Tsuda
Toshiji Hoshikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anritsu Corp
Original Assignee
Anritsu Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anritsu Corp filed Critical Anritsu Corp
Priority to JP6323682A priority Critical patent/JPS58181314A/ja
Publication of JPS58181314A publication Critical patent/JPS58181314A/ja
Publication of JPH0211174B2 publication Critical patent/JPH0211174B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
    • H03J7/18—Automatic scanning over a band of frequencies

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
JP6323682A 1982-04-17 1982-04-17 掃引信号発生装置 Granted JPS58181314A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6323682A JPS58181314A (ja) 1982-04-17 1982-04-17 掃引信号発生装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6323682A JPS58181314A (ja) 1982-04-17 1982-04-17 掃引信号発生装置

Publications (2)

Publication Number Publication Date
JPS58181314A JPS58181314A (ja) 1983-10-24
JPH0211174B2 true JPH0211174B2 (enExample) 1990-03-13

Family

ID=13223377

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6323682A Granted JPS58181314A (ja) 1982-04-17 1982-04-17 掃引信号発生装置

Country Status (1)

Country Link
JP (1) JPS58181314A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0593386U (ja) * 1992-05-18 1993-12-21 今治サイジング織物協同組合 タオル地

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0593386U (ja) * 1992-05-18 1993-12-21 今治サイジング織物協同組合 タオル地

Also Published As

Publication number Publication date
JPS58181314A (ja) 1983-10-24

Similar Documents

Publication Publication Date Title
JPH04351008A (ja) ディジタルｖｃｏ
JPS60134633A (ja) 複変換同調器用制御装置
US4682118A (en) Phase shift keying and phase modulation transmission system
US4560960A (en) Digital frequency synthesizer for generating a frequency-modulated signal and radio frequency apparatus including such a device
US4843332A (en) Wide range digital phase/frequency detector
US2212648A (en) Synchronizing pulse generator
JPS6363137B2 (enExample)
US4470018A (en) Circuit for producing a control voltage depending on frequency and/or phase differences
JPH0211174B2 (enExample)
US4884035A (en) Wide range digital phase/frequency detector
JPH07120942B2 (ja) Ｐｌｌ回路
JPH0211175B2 (enExample)
JPS6333381Y2 (enExample)
JPS6333739B2 (enExample)
JPS6182536A (ja) 周波数変換装置
JPS5912217B2 (ja) ディジタル型鋸歯状波フェイズロックル−プ
JPS5942760Y2 (ja) シンセサイザ方式選局装置
JPH0795051A (ja) ディジタルｐｌｌ回路
JP2940220B2 (ja) Ｆｓｋ変調器
JPH0548452A (ja) 周波数シンセサイザおよびパルス列発生器
JPS6128424Y2 (enExample)
JPS622726B2 (enExample)
JPS6246337Y2 (enExample)
SU1058075A1 (ru) Цифровой синтезатор частот
CA2002382C (en) Clock adapter using a phase locked loop configured as a frequency multiplier with a non-integer feedback divider