JPH02103916U - - Google Patents

Info

Publication number
JPH02103916U
JPH02103916U JP1336989U JP1336989U JPH02103916U JP H02103916 U JPH02103916 U JP H02103916U JP 1336989 U JP1336989 U JP 1336989U JP 1336989 U JP1336989 U JP 1336989U JP H02103916 U JPH02103916 U JP H02103916U
Authority
JP
Japan
Prior art keywords
transistors
transistor
stage
output stage
current mirror
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1336989U
Other languages
English (en)
Other versions
JPH066612Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1989013369U priority Critical patent/JPH066612Y2/ja
Publication of JPH02103916U publication Critical patent/JPH02103916U/ja
Application granted granted Critical
Publication of JPH066612Y2 publication Critical patent/JPH066612Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Control Of Amplification And Gain Control (AREA)

Description

【図面の簡単な説明】
第１図は、本考案の可変利得回路の実施例を示
す回路図、第２図は、可変利得回路のより具体的
な実施例を示す回路図、第３図は、従来の圧縮回
路を示す為の回路図である。 １：入力端子、２：出力端子、３，５：電流ミ
ラー回路、４：演算増幅器、６，７：定電流源回
路、８，９：基準電圧源回路。

Claims (1)

    【実用新案登録請求の範囲】
  1. 入力信号が供給されるダイオード型の第１のト
    ランジスタと第２のトランジスタのエミツタが共
    通接続されて第１の定電流源回路を介して接地さ
    れ、該第１と該第２のトランジスタのコレクタが
    夫々第１の電流ミラー回路の出力段及びバイアス
    段に接続されてなる信号入力段の差動増幅器と、
    第３と第４のトランジスタのエミツタが共通接続
    されて第２の定電流源回路を介して接地され、該
    第３と該第４のトランジスタのコレクタが夫々第
    ２の電流ミラー回路の出力段及びバイアス段に接
    続されてなる信号出力段の差動増幅器と、該第１
    のトランジスタと該第１の電流ミラー回路の出力
    段のトランジスタとの接続点が反転入力端子に接
    続され、第１の基準電圧源が非反転端子に接続さ
    れ、該第２と該第３のトランジスタのベースがそ
    の出力端に接続されてなる演算増幅器とを具えた
    ことを特徴とする可変利得回路。
JP1989013369U 1989-02-07 1989-02-07 可変利得回路 Expired - Lifetime JPH066612Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989013369U JPH066612Y2 (ja) 1989-02-07 1989-02-07 可変利得回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989013369U JPH066612Y2 (ja) 1989-02-07 1989-02-07 可変利得回路

Publications (2)

Publication Number Publication Date
JPH02103916U true JPH02103916U (ja) 1990-08-17
JPH066612Y2 JPH066612Y2 (ja) 1994-02-16

Family

ID=31223618

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989013369U Expired - Lifetime JPH066612Y2 (ja) 1989-02-07 1989-02-07 可変利得回路

Country Status (1)

Country Link
JP (1) JPH066612Y2 (ja)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6238012A (ja) * 1985-08-12 1987-02-19 Toshiba Corp 可変利得回路

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6238012A (ja) * 1985-08-12 1987-02-19 Toshiba Corp 可変利得回路

Also Published As

Publication number Publication date
JPH066612Y2 (ja) 1994-02-16

Similar Documents

Publication Publication Date Title
JPS6214815U (ja)
JPH02103916U (ja)
JPH0457912U (ja)
JPH0328818U (ja)
JPS63131409U (ja)
JPS6387912U (ja)
JPS62203536U (ja)
JPS6378415U (ja)
JPH03119252U (ja)
JPH01108619U (ja)
JPS6355617U (ja)
JPH0181022U (ja)
JPS60134320U (ja) 差動増幅回路に結合された増幅回路
JPS62158921U (ja)
JPS643210U (ja)
JPH0429220U (ja)
JPS6442612U (ja)
JPH0320520U (ja)
JPS6381515U (ja)
JPH0353020U (ja)
JPS6237433U (ja)
JPS6315618U (ja)
JPS62112206U (ja)
JPS61103917U (ja)
JPS63152310U (ja)

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term