JPH0195595A - Method for vertically providing pin in ceramic substrate - Google Patents
Method for vertically providing pin in ceramic substrateInfo
- Publication number
- JPH0195595A JPH0195595A JP25316587A JP25316587A JPH0195595A JP H0195595 A JPH0195595 A JP H0195595A JP 25316587 A JP25316587 A JP 25316587A JP 25316587 A JP25316587 A JP 25316587A JP H0195595 A JPH0195595 A JP H0195595A
- Authority
- JP
- Japan
- Prior art keywords
- ceramic
- pins
- ceramic substrate
- green sheet
- pin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000919 ceramic Substances 0.000 title claims abstract description 64
- 239000000758 substrate Substances 0.000 title claims abstract description 34
- 238000000034 method Methods 0.000 title claims description 11
- 239000000945 filler Substances 0.000 claims abstract description 17
- 239000000843 powder Substances 0.000 claims abstract description 13
- 239000011521 glass Substances 0.000 claims abstract description 8
- 238000005245 sintering Methods 0.000 claims description 6
- 238000010304 firing Methods 0.000 claims description 3
- 238000001354 calcination Methods 0.000 abstract 4
- 239000004020 conductor Substances 0.000 description 10
- 239000000463 material Substances 0.000 description 7
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 238000005219 brazing Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
この発明は、例えばICパッケージ等に用いられるセラ
ミック基板へのピン立設方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for erecting pins on a ceramic substrate used, for example, in an IC package.
この種のピン立設方法としては、従来、■基板上に導体
パッドを形成しておいて、偏平な頭部を持つピンの頭部
を当該パッドに半田付けまたはロー付けする方法、ある
いは■焼成前の基板上に穴をあけておき、その穴に導体
ペーストを充填すると共に棒状のピンを挿入した状態で
基板を焼成する方法、等が採られている。Conventionally, this type of pin installation method is as follows: 1. Forming a conductor pad on the board and soldering or brazing the head of the pin with a flat head to the pad, or 2. Baking. A method has been adopted in which a hole is made on the previous board, the hole is filled with conductive paste, and the board is fired with a bar-shaped pin inserted.
所が上記■の方法には、パッド面積がピン径より大きく
なるのでピンの実装密度が制限される、頭部を設けてい
てもピンとパッドとの接合面積が少ないのでピンの接着
強度が弱い、等といった問題がある。However, in method (■) above, the pad area is larger than the pin diameter, which limits the mounting density of the pins, and even if a head is provided, the bonding strength of the pin is weak because the bonding area between the pin and the pad is small. There are problems such as.
また上記■の方法には、基板の焼成時に収縮が起こるた
めピンの位置精度が悪くなる、充填導体と基板との間に
熱膨張差があるためピンの接着強度が弱い、等といった
問題がある。In addition, the above method (■) has problems, such as shrinkage occurring when the board is fired, resulting in poor pin positioning accuracy, and poor bonding strength of the pins due to the difference in thermal expansion between the filled conductor and the board. .
そこでこの発明は、これらの問題点を解決したセラミッ
ク基板へのピン立設方法を提供することを目的とする。SUMMARY OF THE INVENTION An object of the present invention is to provide a method for erecting pins on a ceramic substrate that solves these problems.
この発明のビン立設方法は、ピンを立設すべきセラミッ
ク基板であって焼成済のものを用意し、当該セラミック
基板上に、焼結温度が当該セラミック基板のそれよりも
低いセラミックグリーンシートであってピンを立設すべ
き位置に貫通孔をあけたものを設け、当該セラミックグ
リーンシートの貫通孔に、セラミック粉末およびガラス
粉末の少なくとも一方を含む充填材を充填しかつピンを
立てらせ、そしてその状態で、セラミック基板の焼成温
度よりも低い温度でセラミックグリーンシートおよび充
填材を焼結させることを特徴とする。In the bottle erecting method of the present invention, a fired ceramic substrate on which pins are to be erected is prepared, and a ceramic green sheet whose sintering temperature is lower than that of the ceramic substrate is placed on the ceramic substrate. A through-hole is provided at the position where the pin is to be erected, and the through-hole of the ceramic green sheet is filled with a filler containing at least one of ceramic powder and glass powder, and the pin is erected. In this state, the ceramic green sheet and the filler are sintered at a temperature lower than the firing temperature of the ceramic substrate.
第1図は、この発明に係るピン立設方法を説明するため
の断面図である。FIG. 1 is a sectional view for explaining the pin erecting method according to the present invention.
まず、ピン10を立設すべきセラミック基板2であって
焼成済のものを用意する。このセラミック基板2は、図
示例のものは多層セラミック基板であり、内部に配線用
の導体4を有し、かつ当該導体4の一部が表面のピン1
0を立設すべき位置に露出している。もっともこのセラ
ミック基板2・は、必ずしも多層基板でなくても良い。First, a fired ceramic substrate 2 on which the pins 10 are to be erected is prepared. This ceramic substrate 2 is a multilayer ceramic substrate in the illustrated example, and has a conductor 4 for wiring inside, and a part of the conductor 4 has pins 1 on the surface.
0 is exposed at the position where it should be installed. However, this ceramic substrate 2 does not necessarily have to be a multilayer substrate.
このセラミック基板2としては、例えばBBaO31n
A1□03 BxOs系材料系材酸るもの等を用い
る。また導体4としては、例えばAg−Pd、Cu等を
用いる。As this ceramic substrate 2, for example, BBaO31n
A1□03 Use a BxOs-based material that can be oxidized. Further, as the conductor 4, for example, Ag-Pd, Cu, or the like is used.
次いで、上記セラミック基板2上に、焼結温度がセラミ
ック基板2のそれよりも低いセラミックグリーンシート
6であってピン10を立設すべき位置、即ちセラミック
基板2の露出した導体4の位置に貫通孔8をそれぞれあ
けたものを設ける。Next, on the ceramic substrate 2, a ceramic green sheet 6 whose sintering temperature is lower than that of the ceramic substrate 2 is penetrated at the position where the pin 10 is to be erected, that is, at the position of the exposed conductor 4 of the ceramic substrate 2. A hole 8 is provided in each case.
このセラミックグリーンシート6としては、例えば上記
セラミック基板2の材料よりもBaOおよび/またはB
2O3が豊富な組成のものを用いる。The ceramic green sheet 6 may be made of BaO and/or B, for example, rather than the material of the ceramic substrate 2.
A composition rich in 2O3 is used.
次いで、セラミックグリーンシート6の各貫通孔8に、
セラミック粉末およびガラス粉末の少なくとも一方を含
む充填材12を例えばスクリーン印刷等によって充填す
る。Next, in each through hole 8 of the ceramic green sheet 6,
A filler 12 containing at least one of ceramic powder and glass powder is filled by, for example, screen printing.
このセラミック粉末としては、例えばセラミックグリー
ンシート6と同材料を用いる。ガラス粉末としては、例
えばZnOStow 8gOs系のものを用いる。As this ceramic powder, for example, the same material as the ceramic green sheet 6 is used. As the glass powder, for example, ZnOStow 8gOs type powder is used.
次いで、充填材12を充填した各貫通孔8に、棒状のピ
ン10の一端を挿入して立てらせると共にそれをセラミ
ック基板2上の導体4に圧接する。Next, one end of the rod-shaped pin 10 is inserted into each through-hole 8 filled with the filler 12 to stand upright, and is pressed against the conductor 4 on the ceramic substrate 2 .
もっとも、ピン10を立てらせた後に充填材12を充填
しても良く、その方がピン10と導体4との圧接による
電気的接続がより確実になる場合もある。この場合、例
えば図示例のようにピン10の位置規制用の治具14お
よびピン10の圧接用の重し16を用いる。そのような
ものを用いた状態で次の焼結工程を行うと、ピン10の
位置ずれ等が防止されるためピン10の位置精度がより
高まるという効果も得られる。However, the filler material 12 may be filled after the pins 10 are erected, and the electrical connection by pressure contact between the pins 10 and the conductor 4 may be more reliable in some cases. In this case, for example, a jig 14 for regulating the position of the pin 10 and a weight 16 for pressing the pin 10 are used as shown in the illustrated example. If the next sintering step is carried out using such a material, the positional accuracy of the pin 10 can be further improved since the positional displacement of the pin 10 can be prevented.
そして上記のようにしてピン10を立てらせた状態で、
セラミック基板2の焼成温度よりも低い温度でセラミッ
クグリーンシート6および充填材12を焼結させる。従
って、セラミック基板2に再溶融、剥離等の悪影響を与
えることはない。Then, with pin 10 erected as described above,
Ceramic green sheets 6 and filler 12 are sintered at a temperature lower than the firing temperature of ceramic substrate 2. Therefore, the ceramic substrate 2 is not adversely affected by remelting, peeling, etc.
これによって、セラミックグリーンシート6がセラミッ
クシートとなってセラミック基板2上に密着すると共に
、ピンlOとセラミック基板2表面の導体4とが圧接に
よって電気的に接続された状態で、ピン10が充填材1
2によってセラミックシート等に接着されて機械的に固
定される。As a result, the ceramic green sheet 6 becomes a ceramic sheet and comes into close contact with the ceramic substrate 2, and the pin 10 is connected to the filler material while the pin 10 and the conductor 4 on the surface of the ceramic substrate 2 are electrically connected by pressure contact. 1
2, it is bonded to a ceramic sheet or the like and mechanically fixed.
以上のようにこの発明によれば、ピンに偏平な頭部を設
ける必要は無く、またセラミックグリーンシートの貫通
孔のサイズもピンの直径よりも若干大きめで良いので、
ピンの実装密度を高めることができる。As described above, according to the present invention, there is no need to provide the pin with a flat head, and the size of the through hole in the ceramic green sheet may be slightly larger than the diameter of the pin.
Pin mounting density can be increased.
また、ピンはその頭部がセラミックシート中に埋め込ま
れて充填材中のセラミックやガラスで接着された状態に
なり、しかもセラミックシートと充填材とは材質的に近
くて両者間に大きな熱膨張差がないので、ピンの接着強
度も高まる。In addition, the head of the pin is embedded in the ceramic sheet and bonded with the ceramic or glass in the filler, and the ceramic sheet and the filler are similar in material and there is a large thermal expansion difference between them. Since there is no adhesive, the adhesive strength of the pin is also increased.
また、セラミック基板自体を焼成する訳ではないので、
セラミックグリーンシート等の焼結時におけるセラミッ
ク基板の収縮は殆ど起こらず、従ってピンの位置精度も
高まる。Also, since the ceramic substrate itself is not fired,
Shrinkage of the ceramic substrate during sintering of ceramic green sheets and the like hardly occurs, and therefore pin position accuracy is improved.
第1図は、この発明に係るピン立設方法を説明するため
の断面図である。
2・・・セラミック基板、4・・・導体、6・・・セラ
ミックグリーンシート、8・・・貫通孔、10・・・ピ
ン、12・・・充填材。FIG. 1 is a sectional view for explaining the pin erecting method according to the present invention. 2... Ceramic substrate, 4... Conductor, 6... Ceramic green sheet, 8... Through hole, 10... Pin, 12... Filler.
Claims (1)
のものを用意し、当該セラミック基板上に、焼結温度が
当該セラミック基板のそれよりも低いセラミックグリー
ンシートであってピンを立設すべき位置に貫通孔をあけ
たものを設け、当該セラミックグリーンシートの貫通孔
に、セラミック粉末およびガラス粉末の少なくとも一方
を含む充填材を充填しかつピンを立てらせ、そしてその
状態で、セラミック基板の焼成温度よりも低い温度でセ
ラミックグリーンシートおよび充填材を焼結させること
を特徴とするセラミック基板へのピン立設方法。(1) Prepare a fired ceramic substrate on which pins are to be erected, and erect pins on a ceramic green sheet whose sintering temperature is lower than that of the ceramic substrate. A ceramic green sheet with through-holes drilled at the desired positions is filled with a filler containing at least one of ceramic powder and glass powder, and pins are erected into the through-holes of the ceramic green sheet. A method for erecting pins on a ceramic substrate, characterized by sintering a ceramic green sheet and a filler at a temperature lower than the firing temperature of the substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25316587A JPH0195595A (en) | 1987-10-07 | 1987-10-07 | Method for vertically providing pin in ceramic substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25316587A JPH0195595A (en) | 1987-10-07 | 1987-10-07 | Method for vertically providing pin in ceramic substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0195595A true JPH0195595A (en) | 1989-04-13 |
Family
ID=17247437
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP25316587A Pending JPH0195595A (en) | 1987-10-07 | 1987-10-07 | Method for vertically providing pin in ceramic substrate |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0195595A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6132221A (en) * | 1995-04-07 | 2000-10-17 | Hitachi, Ltd. | Multi-pin connector |
JP2005320905A (en) * | 2004-05-10 | 2005-11-17 | Boc Edwards Kk | Vacuum pump |
US9926792B2 (en) | 2013-08-30 | 2018-03-27 | Shimadzu Corporation | Turbo-molecular pump |
-
1987
- 1987-10-07 JP JP25316587A patent/JPH0195595A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6132221A (en) * | 1995-04-07 | 2000-10-17 | Hitachi, Ltd. | Multi-pin connector |
US6213786B1 (en) | 1995-04-07 | 2001-04-10 | Hitachi, Ltd. | Electronic device and multi-pin connector therefor |
JP2005320905A (en) * | 2004-05-10 | 2005-11-17 | Boc Edwards Kk | Vacuum pump |
US9926792B2 (en) | 2013-08-30 | 2018-03-27 | Shimadzu Corporation | Turbo-molecular pump |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3549784A (en) | Ceramic-metallic composite substrate | |
KR960004401B1 (en) | Large ceramic article and the manufacturing process | |
JP4111222B2 (en) | Surface mount parts | |
JPH0195595A (en) | Method for vertically providing pin in ceramic substrate | |
JPH0195594A (en) | Method for vertically providing pin in ceramic substrate | |
JP2522180B2 (en) | Ceramic multilayer wiring board | |
JP2817890B2 (en) | Ceramic multilayer substrate and method of manufacturing the same | |
JP3258231B2 (en) | Ceramic circuit board and method of manufacturing the same | |
JPH08264859A (en) | Magnetoresistive effect element and manufacture thereof | |
JP2002141646A (en) | Circuit board | |
JP2810655B2 (en) | Substrates for electronic components | |
JPH0945844A (en) | Jointed structure of low-temperature firing ceramic board with external i/o pin and manufacture thereof | |
JPS61161794A (en) | Wet type multilayer ceramic substrate | |
JPS62167Y2 (en) | ||
JPH0636601Y2 (en) | Circuit board | |
JP2975491B2 (en) | Chip resistor | |
JP2976088B2 (en) | Surface mounting component having side electrode and method of manufacturing the same | |
JPH05198700A (en) | Ceramic substrate and its manufacture | |
JPH10215074A (en) | Ceramic multilayer substrate and its manufacturing method | |
JPS62172794A (en) | Manufacture of ceramic multilayer circuit substrate | |
JPS58114497A (en) | Ceramic multilayer circuit board and method of producing same | |
JP3225965B2 (en) | Method for manufacturing low-temperature fired circuit board | |
JPH03112606A (en) | Manufacture of ceramic multilayer interconnection board | |
JP2839308B2 (en) | Multilayer wiring board | |
JP2003133732A (en) | Circuit board |