JPH0187575U - - Google Patents
Info
- Publication number
- JPH0187575U JPH0187575U JP18420487U JP18420487U JPH0187575U JP H0187575 U JPH0187575 U JP H0187575U JP 18420487 U JP18420487 U JP 18420487U JP 18420487 U JP18420487 U JP 18420487U JP H0187575 U JPH0187575 U JP H0187575U
- Authority
- JP
- Japan
- Prior art keywords
- electronic components
- ceramic substrate
- printing method
- back surfaces
- heat sink
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000919 ceramic Substances 0.000 claims description 6
- 239000000758 substrate Substances 0.000 claims description 6
- 238000000034 method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Parts Printed On Printed Circuit Boards (AREA)
- Cooling Or The Like Of Electrical Apparatus (AREA)
Description
第1図は本考案の実施例を示す断面図、第2図
は本考案の実施例を示す分解図、第3図は従来技
術の説明図である。
第1図において、1……第1セラミツク基板、
2……第2セラミツク基板、3……放熱板、4,
5……印刷方式により形成される電子部品、6,
7,8,9……他の電子部品、10,11……絶
縁層、1A,2A……裏面、1B,2B……表面
、3A1,3A2……対応面である。
FIG. 1 is a cross-sectional view showing an embodiment of the present invention, FIG. 2 is an exploded view of the embodiment of the present invention, and FIG. 3 is an explanatory diagram of the prior art. In FIG. 1, 1... a first ceramic substrate;
2... Second ceramic substrate, 3... Heat sink, 4,
5...Electronic components formed by printing method, 6,
7, 8, 9...other electronic components, 10, 11...insulating layer, 1A, 2A...back surface, 1B, 2B...front surface, 3A1, 3A2...corresponding surface.
Claims (1)
の各裏面1A,2Aに、印刷方式により形成され
る電子部品4,5を、 各表面1B,2Bに、中電力以上の電力を該電
子部品4,5以外の電子部品6,7,8,9を、
それぞれ搭載し、 該第1セラミツク基板1と第2セラミツク基板
2の上記裏面1A,2Aどうしを対向させて、放
熱板3の対応面3A1,3A2に、上記印刷方式
により形成される電子部品4,5を接着せしめた
ことを特徴とする混成集積回路基板の構造。[Scope of claims for utility model registration] First ceramic substrate 1 and second ceramic substrate 2
Electronic components 4, 5 formed by a printing method are placed on the back surfaces 1A, 2A of the electronic components 6, 7, 8, other than the electronic components 4, 5, and electric power of medium or higher is applied to the front surfaces 1B, 2B. 9,
Electronic components 4, which are formed by the above-described printing method, are mounted on the corresponding surfaces 3A1, 3A2 of the heat sink 3, with the back surfaces 1A, 2A of the first ceramic substrate 1 and the second ceramic substrate 2 facing each other, respectively. A structure of a hybrid integrated circuit board characterized by bonding 5.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18420487U JPH0187575U (en) | 1987-12-02 | 1987-12-02 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18420487U JPH0187575U (en) | 1987-12-02 | 1987-12-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0187575U true JPH0187575U (en) | 1989-06-09 |
Family
ID=31475581
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18420487U Pending JPH0187575U (en) | 1987-12-02 | 1987-12-02 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0187575U (en) |
-
1987
- 1987-12-02 JP JP18420487U patent/JPH0187575U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0187575U (en) | ||
JPH0543488Y2 (en) | ||
JPH0338653U (en) | ||
JPH04774U (en) | ||
JPS63115256U (en) | ||
JPS60174244U (en) | hybrid integrated circuit | |
JPS6439673U (en) | ||
JPH0330440U (en) | ||
JPH0345679U (en) | ||
JPS6022846U (en) | hybrid integrated circuit | |
JPH0227759U (en) | ||
JPH0171490U (en) | ||
JPS6268266U (en) | ||
JPH01130592U (en) | ||
JPS636751U (en) | ||
JPS6042795U (en) | Printed board | |
JPS62116555U (en) | ||
JPS6413156U (en) | ||
JPS6387860U (en) | ||
JPH0338693U (en) | ||
JPH0273759U (en) | ||
JPS62188180U (en) | ||
JPS64301U (en) | ||
JPS6172896U (en) | ||
JPS5996841U (en) | Heat dissipation structure of hybrid integrated circuit |