JPH0158943U - - Google Patents
Info
- Publication number
- JPH0158943U JPH0158943U JP15383887U JP15383887U JPH0158943U JP H0158943 U JPH0158943 U JP H0158943U JP 15383887 U JP15383887 U JP 15383887U JP 15383887 U JP15383887 U JP 15383887U JP H0158943 U JPH0158943 U JP H0158943U
- Authority
- JP
- Japan
- Prior art keywords
- cells
- type integrated
- cell type
- standard cell
- gate array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Description
第１図は本考案のスタンダードセル式集積回路
のチツプ構造図、第２図は既存のゲートアレイの
チツプ構造図である。
１，３……パツド、２……機能セル、４……基
本セル、５……基本セル列。
FIG. 1 is a chip structure diagram of a standard cell type integrated circuit according to the present invention, and FIG. 2 is a chip structure diagram of an existing gate array. 1, 3...Pad, 2...Functional cell, 4...Basic cell, 5...Basic cell string.
Claims (1)
の機能セルを所望の機能及び特性に合せて配置し
、セル領域間に設けた配線領域を使つてセル間を
つなぐスタンダードセル式集積回路において、動
作試験用パツドを既存のゲートアレイのパツドに
対応させて行列状に配列したことを特徴とするス
タンダードセル式集積回路。 In standard cell type integrated circuits, functional cells such as certain NOT gates and flip-flops are arranged according to the desired function and characteristics, and the cells are connected using the wiring area provided between the cell areas. A standard cell type integrated circuit characterized in that the cells are arranged in rows and columns in correspondence with the pads of an existing gate array.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15383887U JPH0158943U (en) | 1987-10-07 | 1987-10-07 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15383887U JPH0158943U (en) | 1987-10-07 | 1987-10-07 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0158943U true JPH0158943U (en) | 1989-04-13 |
Family
ID=31430029
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15383887U Pending JPH0158943U (en) | 1987-10-07 | 1987-10-07 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0158943U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61240650A (en) * | 1985-04-18 | 1986-10-25 | Toshiba Corp | Manufacture of semiconductor integrated circuit |
-
1987
- 1987-10-07 JP JP15383887U patent/JPH0158943U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61240650A (en) * | 1985-04-18 | 1986-10-25 | Toshiba Corp | Manufacture of semiconductor integrated circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0158943U (en) | ||
| JPS60179042U (en) | Gate array semiconductor device | |
| JPS6346849U (en) | ||
| JPH0288239U (en) | ||
| JPH0183339U (en) | ||
| JPS6365239U (en) | ||
| JPS63128729U (en) | ||
| JPS6054334U (en) | integrated circuit device | |
| JPS6192069U (en) | ||
| JPS63128735U (en) | ||
| JPS63105339U (en) | ||
| JPH01139437U (en) | ||
| JPS63102233U (en) | ||
| JPS6282749U (en) | ||
| JPS63100837U (en) | ||
| JPS60176550U (en) | semiconductor equipment | |
| JPH0252456U (en) | ||
| JPS63191636U (en) | ||
| JPH0244328U (en) | ||
| JPH0328736U (en) | ||
| JPH0273746U (en) | ||
| JPS5895063U (en) | hybrid integrated circuit | |
| JPS6361151U (en) | ||
| JPS62166645U (en) | ||
| JPS587300U (en) | semiconductor integrated circuit |