JPH0158699B2 - - Google Patents

Info

Publication number
JPH0158699B2
JPH0158699B2 JP11971281A JP11971281A JPH0158699B2 JP H0158699 B2 JPH0158699 B2 JP H0158699B2 JP 11971281 A JP11971281 A JP 11971281A JP 11971281 A JP11971281 A JP 11971281A JP H0158699 B2 JPH0158699 B2 JP H0158699B2
Authority
JP
Japan
Prior art keywords
staff
signal
channel
circuit
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11971281A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5820044A (ja
Inventor
Tetsuo Murase
Takashi Wakabayashi
Hisanobu Fujimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11971281A priority Critical patent/JPS5820044A/ja
Publication of JPS5820044A publication Critical patent/JPS5820044A/ja
Publication of JPH0158699B2 publication Critical patent/JPH0158699B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/073—Bit stuffing, e.g. PDH

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP11971281A 1981-07-30 1981-07-30 スタツフ同期方式 Granted JPS5820044A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11971281A JPS5820044A (ja) 1981-07-30 1981-07-30 スタツフ同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11971281A JPS5820044A (ja) 1981-07-30 1981-07-30 スタツフ同期方式

Publications (2)

Publication Number Publication Date
JPS5820044A JPS5820044A (ja) 1983-02-05
JPH0158699B2 true JPH0158699B2 (cs) 1989-12-13

Family

ID=14768232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11971281A Granted JPS5820044A (ja) 1981-07-30 1981-07-30 スタツフ同期方式

Country Status (1)

Country Link
JP (1) JPS5820044A (cs)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60253693A (ja) * 1984-05-29 1985-12-14 日立建機株式会社 場所打杭用拡底掘削具の拡底量検出装置

Also Published As

Publication number Publication date
JPS5820044A (ja) 1983-02-05

Similar Documents

Publication Publication Date Title
JPH0828691B2 (ja) フレーム同期方式
JPH0593167U (ja) 動画ビデオ信号のクロックパルス調整装置
JPH0158699B2 (cs)
JPH0158700B2 (cs)
US4602367A (en) Method and apparatus for framing and demultiplexing multiplexed digital data
EP0742653A2 (en) PDH/SDH signal processor with dual mode clock generator
JPH0117298B2 (cs)
JP3123511B2 (ja) 位相制御装置
JPS6330822B2 (cs)
JP2952935B2 (ja) 非同期データ伝送システム
US4490820A (en) Reception system for key telephone system
JP2937783B2 (ja) スタッフ同期方式
JPH05284127A (ja) データ伝送方式
JPH071881B2 (ja) 多重変換装置
JPH08256181A (ja) バースト通信用自動利得リセット回路
JPS6333814B2 (cs)
JPS5811781B2 (ja) タジユウデイジタルカイセンモウノ ケツゴウブンキソウチ
JP2875096B2 (ja) スタッフ同期装置
JPH01243740A (ja) 多重変換装置
JPH05175950A (ja) フレーム同期方式
JPH07114402B2 (ja) 標本化周波数再生方式
JPS61157129A (ja) スタツフ率制御装置
JPH08204677A (ja) 光伝送装置
JPH08307404A (ja) フレーム同期方法及びフレーム同期装置
JPH01103037A (ja) ディジタル信号の中継装置