JPH0158693B2 - - Google Patents
Info
- Publication number
- JPH0158693B2 JPH0158693B2 JP56093160A JP9316081A JPH0158693B2 JP H0158693 B2 JPH0158693 B2 JP H0158693B2 JP 56093160 A JP56093160 A JP 56093160A JP 9316081 A JP9316081 A JP 9316081A JP H0158693 B2 JPH0158693 B2 JP H0158693B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- fet
- voltage
- substrate
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000758 substrate Substances 0.000 claims description 40
- 230000005669 field effect Effects 0.000 claims description 10
- 238000010586 diagram Methods 0.000 description 2
- 230000015654 memory Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/46—One-port networks
- H03H11/52—One-port networks simulating negative resistances
Landscapes
- Networks Using Active Elements (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56093160A JPS57207413A (en) | 1981-06-17 | 1981-06-17 | Negative resistance circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56093160A JPS57207413A (en) | 1981-06-17 | 1981-06-17 | Negative resistance circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57207413A JPS57207413A (en) | 1982-12-20 |
JPH0158693B2 true JPH0158693B2 (de) | 1989-12-13 |
Family
ID=14074795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56093160A Granted JPS57207413A (en) | 1981-06-17 | 1981-06-17 | Negative resistance circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57207413A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6539911B2 (ja) * | 2015-05-14 | 2019-07-10 | 学校法人日本大学 | 負性抵抗回路及び発振回路 |
-
1981
- 1981-06-17 JP JP56093160A patent/JPS57207413A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57207413A (en) | 1982-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0134731A1 (de) | Integrierte Komplementärlogikschaltung | |
EP0564204A2 (de) | Halbleiteranordnung | |
US20070247210A1 (en) | Level shift circuit | |
JPS62120121A (ja) | Cmos出力ドライブ回路 | |
US20120068757A1 (en) | Semiconductor switch | |
US5635869A (en) | Current reference circuit | |
US4717847A (en) | TTL compatible CMOS input buffer | |
JPH0612873B2 (ja) | 両極性リニアスイツチ | |
JP3597897B2 (ja) | 動的バイアス回路とその方法 | |
JPS58123223A (ja) | Mosパワ−オンリセツト回路 | |
GB1595143A (en) | Fet inverter circuits | |
JPH09162298A (ja) | 半導体装置 | |
JPS5919436A (ja) | 転送回路 | |
JP4463946B2 (ja) | 低消費電力回路 | |
US6501320B1 (en) | Self-powered, maximum-conductive, low turn-on voltage CMOS rectifier | |
JPH1168534A (ja) | 高電圧駆動回路 | |
JPH0158693B2 (de) | ||
JPH05507576A (ja) | 低スタンバイ電流中間直流電圧発生器 | |
US6452827B1 (en) | I/O circuit of semiconductor integrated device | |
JP3386661B2 (ja) | 出力バッファ | |
JP3547906B2 (ja) | 半導体集積回路装置 | |
JPH06334480A (ja) | 半導体集積回路 | |
GB2334391A (en) | CMOS standby current reduction | |
JPH11150449A (ja) | ヒステリシス入力回路 | |
US4900953A (en) | Logic circuit employing field effect transistor having junction with rectifying characteristic between gate and source |