JPH0145161Y2 - - Google Patents

Info

Publication number
JPH0145161Y2
JPH0145161Y2 JP1981020744U JP2074481U JPH0145161Y2 JP H0145161 Y2 JPH0145161 Y2 JP H0145161Y2 JP 1981020744 U JP1981020744 U JP 1981020744U JP 2074481 U JP2074481 U JP 2074481U JP H0145161 Y2 JPH0145161 Y2 JP H0145161Y2
Authority
JP
Japan
Prior art keywords
inverting input
input terminal
resistor
switch
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1981020744U
Other languages
Japanese (ja)
Other versions
JPS57135128U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1981020744U priority Critical patent/JPH0145161Y2/ja
Publication of JPS57135128U publication Critical patent/JPS57135128U/ja
Application granted granted Critical
Publication of JPH0145161Y2 publication Critical patent/JPH0145161Y2/ja
Expired legal-status Critical Current

Links

Description

【考案の詳細な説明】 本考案は、固有周波数のパルスを発振する非安
定マルチバイブレータの改良に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an improvement in an unstable multivibrator that oscillates pulses at a natural frequency.

一般の非安定マルチバイブレータは、その作動
用始用スイツチをオンすると、固有周波数のパル
スを発振し、そのスイツチをオフすると動作を停
止するが、そのスイツチをオフして直ちに再度オ
ンしても、そのオン操作に完全に追従してパルス
が発生するとは限らない。つまり、第1図に示す
ように、スイツチを時間t1でオンにするとその時
点から非安定マルチバイブレータの出力に2値論
理レベルのL(以下、単にLという。また2値論
理レベルのHは単にHという)パルスが生じ、以
後スイツチをオンし続けている限り固有周期でそ
のLパルスが生じるが、時間t2でスイツチをオフ
し、その若干の時間経過後の時間t3でスイツチを
オンにしても、非安定マルチバイブレータ内のコ
ンデンサの充電又は放電のための時間経過を更に
経なければ、出力にLパルスは生じない。すなわ
ち、従来の非安定マルチバイブレータは、固有発
振周期以内の間隔でスイツチのオン・オフ操作を
繰返した時、出力がその操作に追従できなかつ
た。
A general unstable multivibrator oscillates a pulse at a natural frequency when the start switch is turned on, and stops operating when the switch is turned off, but even if the switch is turned off and then turned on again, the Pulses are not necessarily generated following the ON operation completely. In other words, as shown in Fig. 1, when the switch is turned on at time t1 , from that point on, the output of the unstable multivibrator is at the binary logic level L (hereinafter simply referred to as L. Also, the binary logic level H is A pulse (simply referred to as H) is generated, and as long as the switch is kept on, the L pulse is generated at a natural period, but at time t 2 the switch is turned off, and some time later, at time t 3 , the switch is turned on. Even so, there will be no L pulse at the output until further time has elapsed for charging or discharging the capacitor in the astable multivibrator. That is, in the conventional unstable multivibrator, when the switch is repeatedly turned on and off at intervals within the natural oscillation period, the output cannot follow the operation.

本考案の目的は、スイツチのオン・オフ操作を
短時間で繰返しても、そのオン操作に必らず追従
して出力にパルスが生じるようにした非安定マル
チバイブレータを提供することである。
An object of the present invention is to provide an unstable multivibrator that generates a pulse in the output even if the switch is repeatedly turned on and off in a short period of time, the output always follows the on-off operation.

以下に、本考案を実施例によつて説明する。第
2図は非安定マルチバイブレータの一実施例の回
路を示す図である。増幅率が無限大とみなせる演
算増幅器1の非反転入力端子には、電源電圧+
Vccが抵抗R1,R2で分圧して与えられるように
なつていると共に、抵抗R3によつて出力電圧V0
の正帰還がかけられるようになつている。一方反
転入力端子には、出力電圧V0がコンデンサCで
積分されて印加されるようになつており、このコ
ンデンサCは抵抗R4、又はダイオードD1と抵抗
R5を介して充電され、逆に抵抗R4、又はダイオ
ードD2と抵抗R6を介して放電されるようになつ
ている。そして、抵抗R4〜R6の値を、R4》R5
R6に選定することにより、充電時定数T1=C・
R4とT2=C・R5の関係がT1》T2に設定されてい
る。なお、放電時定数T3は、R4》R6であるとこ
ろから、T3=C・R6とみなすことができる。
The present invention will be explained below with reference to examples. FIG. 2 is a diagram showing a circuit of an embodiment of an astable multivibrator. The non-inverting input terminal of operational amplifier 1, whose amplification factor can be considered infinite, has a power supply voltage +
Vcc is divided and given by resistors R 1 and R 2 , and the output voltage V 0 is divided by resistor R 3 .
It is now possible to receive positive feedback. On the other hand, the output voltage V 0 is integrated by a capacitor C and applied to the inverting input terminal, and this capacitor C is connected to a resistor R 4 or a diode D 1 and a resistor.
It is designed to be charged via R 5 and discharged via resistor R 4 or diode D 2 and resistor R 6 . Then, the values of resistors R 4 to R 6 are set as R 4 》R 5 ,
By selecting R 6 , charging time constant T 1 = C・
The relationship between R 4 and T 2 =C·R 5 is set as T 1 >>T 2 . Note that since the discharge time constant T 3 is R 4 >>R 6 , it can be considered that T 3 =C·R 6 .

2は作動開始用の非ロツク形式のスイツチであ
り、そのスイツチ2をオンすることにより、電源
電圧+Vccが抵抗R7とR8で分圧されてスイツチ
ング用のトランジスタQのベースに加わり、その
トランジスタQがオンするようになつている。こ
のトランジスタQは、上記した抵抗R2と接地と
の間にコレクタ・エミツタが接続されており、そ
のオン動作により抵抗R1とR2の共通接続点の電
位、つまり演算増幅器1の非反転入力電位V+を、
若干低い電位に切換える。また、このトランジス
タQのコレクタは抵抗R5とダイオードD1の共通
接続点に接続されており、そのオン動作によりそ
の共通接続点を接地に落して、抵抗R5とダイオ
ードD1で成るコンデンサCに対する充電経路の
充電機能を不能にする。
2 is a non-lock type switch for starting operation, and by turning on switch 2, the power supply voltage +Vcc is divided by resistors R 7 and R 8 and applied to the base of the switching transistor Q, and that transistor Q is now turned on. This transistor Q has its collector and emitter connected between the above-mentioned resistor R 2 and the ground, and its ON operation causes the potential at the common connection point of the resistors R 1 and R 2 to be reduced, that is, the non-inverting input of the operational amplifier 1. potential V + ,
Switch to a slightly lower potential. In addition, the collector of this transistor Q is connected to the common connection point of the resistor R5 and the diode D1 , and when it turns on, the common connection point is grounded, and the capacitor C consisting of the resistor R5 and the diode D1 is connected. disables the charging function of the charging path.

次に動作を第3図のタイミングチヤートも参照
しながら説明する。まず、スイツチ2がオフとな
つている間は、トランジスタQがオフとなつてい
るので、演算増幅器1の非反転入力端子の電圧
V+は、電源電圧+Vccが抵抗R1を介して加わる
高い電圧となつており、一方反転入力端子の電圧
V-はコンデンサCが演算増幅器1の出力電圧V0
(H)にまで充電されることによつて、その出力
電圧と同レベルの電圧値となつているが、V+
V-の関係が保たれるように定数選定が行なわれ
て、出力はHの状態にある。
Next, the operation will be explained with reference to the timing chart shown in FIG. First, while switch 2 is off, transistor Q is off, so the voltage at the non-inverting input terminal of operational amplifier 1 is
V + is a high voltage that is the power supply voltage + Vcc applied via resistor R 1 , while the voltage at the inverting input terminal is
V - is the output voltage of operational amplifier 1 when capacitor C is V 0
By being charged to (H), the voltage value becomes the same level as the output voltage, but V +
The constants are selected so that the V - relationship is maintained, and the output is in the H state.

次に、この状態でスイツチ2をオンすると、ト
ランジスタQがオンしてダイオードD1と抵抗R5
の共通接続点が接地に落ち、また非反転入力端子
の電圧V+が反転入力端子の電圧V-未満に低下す
る。このため、演算増幅器1の状態が反転し、こ
れによつて出力がLとなる。よつて、コンデンサ
Cの電荷が、ダイオードD2と抵抗R6を介して出
力端子の方向に、T3=C・R6の時定数で放電さ
れる。なお、抵抗R4はR4》R6であるので、その
経路は無視できる。また抵抗R5はR6に直列とな
るので、これも無視できる。また非反転入力端子
の電圧V+は、Lレベルとなつた出力電圧を抵抗
R3を介して受けて、そのレベルが大幅に低下す
る。そして、上記放電が進行してコンデンサCの
電圧が低下し、反転入力端子の電圧V-が非反転
入力端子の電圧V+未満となると、演算増幅器1
の状態が元に復帰して、出力がHとなる。このた
め、今度はコンデンサCに対して抵抗R4を介し
て、T1=C・R4の時定数で充電が開始する。ま
た非反転入力端子の電圧V+は、Hレベルとなつ
た出力電圧を抵抗R3を介して受けるので、その
レベルが上昇する。そして、上記コンデンサCの
充電が進行してその電圧が上昇し、反転入力端子
の電圧V-が非反転入力端子の電圧V+を超えるよ
うになると、演算増幅器1の状態が再度反転す
る。以上のような動作が繰返されて、出力にはL
レベルのパルスが、時定数T3により定まるパル
ス幅で、且つ時定数T1とT3で定まる周期で、ス
イツチ2がオンされている限り、継続的に生じ
る。なお、コンデンサCの電圧は、スイツチ2が
オフしている時の電圧の方が、オンしていて発振
動作を繰返す時の電圧より若干高いので、前者の
場合は所定レベルにまで放電する時間が長くなつ
て、スイツチ2をオンした直後のLパルスのパル
ス幅の方が、その後に生じるパルス幅より広くな
る。
Next, when switch 2 is turned on in this state, transistor Q is turned on and diode D 1 and resistor R 5
The common connection point of will drop to ground, and the voltage at the non-inverting input terminal, V + , will drop below the voltage at the inverting input terminal , V-. Therefore, the state of the operational amplifier 1 is reversed, and the output becomes L. Therefore, the charge on the capacitor C is discharged toward the output terminal via the diode D 2 and the resistor R 6 with a time constant of T 3 =C·R 6 . Note that the resistance R 4 is R 4 >>R 6 , so the path can be ignored. Also, since resistor R5 is in series with R6 , this can also be ignored. In addition, the voltage V + of the non-inverting input terminal is the resistance of the output voltage that has become L level.
Received through R 3 , its level drops significantly. Then, as the discharge progresses and the voltage of the capacitor C decreases, and the voltage V - at the inverting input terminal becomes less than the voltage V + at the non-inverting input terminal, the operational amplifier 1
The state returns to its original state and the output becomes H. Therefore, charging of the capacitor C starts via the resistor R 4 with a time constant of T 1 =C·R 4 . Further, since the voltage V + at the non-inverting input terminal receives the output voltage that has reached the H level via the resistor R 3 , its level increases. Then, as charging of the capacitor C progresses and its voltage rises, and the voltage V - at the inverting input terminal exceeds the voltage V + at the non-inverting input terminal, the state of the operational amplifier 1 is inverted again. The above operation is repeated, and the output is L.
A level pulse is continuously generated with a pulse width determined by the time constant T3 and a period determined by the time constants T1 and T3 as long as the switch 2 is turned on. Note that the voltage of capacitor C when switch 2 is off is slightly higher than the voltage when switch 2 is on and repeats the oscillation operation, so in the former case, it takes a little longer to discharge to a predetermined level. The pulse width of the L pulse immediately after the switch 2 is turned on becomes longer than the pulse width that occurs thereafter.

次に、出力がHとなつている時にスイツチ2を
オフすると、トランジスタQがオフとなつて、非
反転入力端子の電圧V+が更に上昇すると共に、
抵抗R5とダイオードD1の共通接続点が接地から
浮いて、コンデンサCへの充電が、抵抗R4の充
電路に代つて、その抵抗R5(《R4)とダイオード
D1の経路を介して行なわれるようになる。した
がつて、充電時定数がT1=C・R4からT2=C・
R5に変り、この場合T1》T2であるので、そのコ
ンデンサCには速やかな充電が行なわれて、反転
入力端子の電圧V-が、スイツチ2をオフしてか
ら短時間の内に高電位となる。しかし、非反転入
力端子の電圧V+はスイツチ2をオフにした時に
更に高い電位となつているので、演算増幅器1の
状態が変化することはない。
Next, when switch 2 is turned off while the output is H, transistor Q is turned off, and the voltage V + at the non-inverting input terminal further increases.
The common connection point between resistor R 5 and diode D 1 is lifted from ground, and charging to capacitor C is performed through its resistor R 5 (《R 4 ) and diode instead of through the charging path of resistor R 4 .
It is now carried out via the D1 route. Therefore, the charging time constant changes from T 1 = C・R 4 to T 2 = C・
Since T 1 >> T 2 in this case, the capacitor C is quickly charged and the voltage V - at the inverting input terminal changes within a short time after switch 2 is turned off. Becomes high potential. However, since the voltage V + at the non-inverting input terminal is at a higher potential when the switch 2 is turned off, the state of the operational amplifier 1 does not change.

以上のように、出力がHの時にスイツチ2をオ
フすれば、短時間の内に反転入力端子の電圧V-
が高電位となるので、そのスイツチ2をオフにし
て、次に再度オンにしても、そのオン時には既に
反転入力端子の電圧V-が高電位になつており、
演算増幅器1の状態が反転してLパルスが生じる
ようになる。すなわち、従来では上記のようにオ
フ→オンの動作をしても、次のLパルスが生じる
までは、前回のLパルスが消滅してから時定数
T1=C・R4に相当する時間の経過が少なくとも
必要あつたが、これが全く不要となる。
As described above, if switch 2 is turned off when the output is H, the voltage at the inverting input terminal V -
becomes a high potential, so even if switch 2 is turned off and then turned on again, the voltage V - at the inverting input terminal is already at a high potential when it is turned on.
The state of the operational amplifier 1 is reversed and an L pulse is generated. In other words, conventionally, even if the off->on operation is performed as described above, the time constant after the previous L pulse disappears until the next L pulse is generated.
At least the elapse of time corresponding to T 1 =C·R 4 was required, but this is completely unnecessary.

なお、スイツチ2のオフ操作(手を離す操作
等)からオン操作(押圧操作等)までに要する時
間は、通常最少でも200ms程度必要とするので、
上記充電時定数T2を適宜設定して、その充電時
定数T2のみによるコンデンサCの満充電まで時
間を上記200ms未満にするようにすれば、人間の
操作によりいくら早くオン・オフを繰返しても、
そのオン操作時に必らずLパルスが生じるように
なる。
Note that the time required from turning off switch 2 (e.g., releasing your hand) to turning it on (e.g., pressing it) usually requires at least 200 ms.
If the charging time constant T 2 is set appropriately so that the time until the capacitor C is fully charged by the charging time constant T 2 is less than 200 ms, it is possible to repeat the on/off operation by human operation. too,
An L pulse always occurs during the ON operation.

一方、上記の場合と逆に、出力がLの時にスイ
ツチ2をオフにした場合には、その出力Lの帰還
を受けてレベルが低下している非反転入力端子の
電圧V+のレベルが若干上昇するので、通常発振
動作時よりは少ないコンデンサCの電荷放電量に
より、反転入力端子の電圧V-が上記電圧V+を下
回るようになり、したがつてLパルス幅が若干狭
くなる。この場合、直ちにオン操作をした場合に
は、それに追従した新たなパルスが生じないよう
にも思えるが、オフ操作からオン操作までは上記
のように200ms程度要するので、通常の動作時の
Lパルスのパルス幅設定を充分狭く、例えば、
10ms程度にしておけば、何ら問題なくオン操作
に追従して新たなLパルスが生じる。
On the other hand, if switch 2 is turned off when the output is L, contrary to the above case, the level of the voltage V + at the non-inverting input terminal, which has decreased in level due to the feedback of the output L, will slightly decrease. Since the amount of charge discharged from the capacitor C is smaller than that during normal oscillation operation, the voltage V - at the inverting input terminal becomes lower than the voltage V + , and the L pulse width becomes slightly narrower. In this case, if the ON operation is immediately performed, it seems that a new pulse that follows it does not occur, but since it takes about 200ms as mentioned above from the OFF operation to the ON operation, the L pulse during normal operation Set the pulse width setting to be narrow enough, e.g.
If the setting is set to about 10 ms, a new L pulse will be generated following the ON operation without any problem.

なお、以上は出力側にLパルスが生じるように
した非安定マルチバイブレータについての実施例
であるが、出力側にHパルスが生じるようにした
場合についても、詳細は省略するが、同一思想に
よつて実現することができる。
The above is an example of an unstable multivibrator in which an L pulse is generated on the output side, but the same idea can be applied to a case in which an H pulse is generated on the output side, although the details are omitted. It can be realized.

以上のように本考案によれば、スイツチのオ
ン・オフ操作の時間間隔が非安定マルチバイブレ
ータの固有発振周期より狭くても、そのスイツチ
のオン時に必らずパルスが生じるようになる。従
つて、スイツチを押している限り非安定マルチバ
イブレータの発振パルスを受けてスライドが所定
時間間隔毎に切換つていく遠隔操作装置に利用し
た場合、スイツチを短時間にオフ操作しオン操作
することにより、上記所定時間間隔よりは短かい
時間間隔によつて、スライドを切換えることがで
きる。これはほんの一例であるが、他にテレビの
チヤンネル切換の遠隔操作やその他に利用でき
る。
As described above, according to the present invention, even if the time interval between the on/off operations of the switch is narrower than the natural oscillation period of the unstable multivibrator, a pulse is always generated when the switch is turned on. Therefore, when used in a remote control device where the slide switches at predetermined time intervals in response to the oscillation pulses of the unstable multivibrator as long as the switch is pressed, by turning the switch off and on in a short period of time, Slides can be switched at time intervals shorter than the predetermined time interval. This is just one example, but it can also be used for remote control of TV channel switching and other purposes.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の非安定マルチバイブレータの動
作のタイミングチヤート、第2図は本考案の非安
定マルチバイブレータの一実施例の回路図、第3
図は第2図の回路の動作のタイミングチヤートで
ある。 1……演算増幅器、2……スイツチ。
Fig. 1 is a timing chart of the operation of a conventional non-stable multivibrator, Fig. 2 is a circuit diagram of an embodiment of the non-stable multivibrator of the present invention, and Fig. 3 is a timing chart of the operation of a conventional non-stable multivibrator.
The figure is a timing chart of the operation of the circuit of FIG. 1... operational amplifier, 2... switch.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 演算増幅器と、該演算増幅器の出力端子と非反
転入力端子との間に接続される第1の抵抗と、上
記演算増幅器の反転入力端子と上記出力端子との
間に接続される第2の抵抗と、上記反転入力端子
と上記出力端子との間に該反転入力端子側をアノ
ードとする第1のダイオードとで直列接続される
第3の抵抗と、上記反転入力端子と上記出力端子
との間に上記反転入力端子側をカソードとする第
2のダイオードとで直列接続される第4の抵抗
と、上記反転入力端子と接地間に接続されるコン
デンサと、第1の出力極と電源との間に第5およ
び第6の抵抗が直列接続されると共に該第1の出
力極が上記第2のダイオードと上記第4の抵抗と
の共通接続点に接続され、第2の出力極が接地さ
れたトランジスタと、該トランジスタをオンさせ
るスイツチとを具備し、上記第5および第6の抵
抗の共通接続点を上記非反転入力端子に接続し、
かつ上記第2の抵抗の抵抗値を上記第3及び第4
の抵抗の抵抗値よりも大きく設定したことを特徴
とする非安定マルチバイブレータ。
an operational amplifier; a first resistor connected between the output terminal and the non-inverting input terminal of the operational amplifier; and a second resistor connected between the inverting input terminal and the output terminal of the operational amplifier. and a third resistor connected in series between the inverting input terminal and the output terminal with a first diode having the inverting input terminal as an anode, and between the inverting input terminal and the output terminal. a fourth resistor connected in series with a second diode having the inverting input terminal as its cathode, a capacitor connected between the inverting input terminal and ground, and the first output pole and the power supply. fifth and sixth resistors are connected in series, the first output pole is connected to a common connection point between the second diode and the fourth resistor, and the second output pole is grounded. comprising a transistor and a switch for turning on the transistor, a common connection point of the fifth and sixth resistors is connected to the non-inverting input terminal;
and the resistance value of the second resistor is set to the third and fourth resistors.
An unstable multivibrator characterized by having a resistance value set higher than the resistance value of the resistor.
JP1981020744U 1981-02-18 1981-02-18 Expired JPH0145161Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1981020744U JPH0145161Y2 (en) 1981-02-18 1981-02-18

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1981020744U JPH0145161Y2 (en) 1981-02-18 1981-02-18

Publications (2)

Publication Number Publication Date
JPS57135128U JPS57135128U (en) 1982-08-23
JPH0145161Y2 true JPH0145161Y2 (en) 1989-12-27

Family

ID=29818645

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1981020744U Expired JPH0145161Y2 (en) 1981-02-18 1981-02-18

Country Status (1)

Country Link
JP (1) JPH0145161Y2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2544999Y2 (en) * 1989-12-04 1997-08-20 株式会社ケンウッド Voltage controlled oscillator

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53139960A (en) * 1977-05-13 1978-12-06 Hitachi Ltd Cr oscillator circuit using schmitt triger circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53139960A (en) * 1977-05-13 1978-12-06 Hitachi Ltd Cr oscillator circuit using schmitt triger circuit

Also Published As

Publication number Publication date
JPS57135128U (en) 1982-08-23

Similar Documents

Publication Publication Date Title
JP2860407B2 (en) Oscillator
JPH0145161Y2 (en)
JPS6138650B2 (en)
JPS6158053B2 (en)
US4317189A (en) Voice frequency signal actuated tape recorder
US4495649A (en) Power source device for portable type radio apparatus
EP0354357A2 (en) Delay device
JPS5829635Y2 (en) synchronous oscillation circuit
JPH04267620A (en) Triangle wave oscillation circuit
JP3036756B2 (en) Oscillation circuit
JPS5847455Y2 (en) automatic power off device
JPS6214754Y2 (en)
JPH0451091B2 (en)
JPH0435935Y2 (en)
KR850001956Y1 (en) Alarm circuit
JPS58996Y2 (en) switching circuit
JPS5821235Y2 (en) Tongue anti-multi vibrator
JPH0221813Y2 (en)
JPS647701B2 (en)
JPH028439Y2 (en)
JPH066142A (en) Power amplifier
JPS6145654Y2 (en)
JPH0685525U (en) Oscillator circuit
JPH0728736Y2 (en) Voltage-frequency conversion circuit
JPH06216722A (en) Triangular wave oscillating circuit