JPH0145153B2 - - Google Patents
Info
- Publication number
- JPH0145153B2 JPH0145153B2 JP20576681A JP20576681A JPH0145153B2 JP H0145153 B2 JPH0145153 B2 JP H0145153B2 JP 20576681 A JP20576681 A JP 20576681A JP 20576681 A JP20576681 A JP 20576681A JP H0145153 B2 JPH0145153 B2 JP H0145153B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- predetermined number
- memory
- column address
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 2
- 238000001514 detection method Methods 0.000 claims 4
- 230000001934 delay Effects 0.000 claims 1
- 238000012937 correction Methods 0.000 description 19
- 238000010586 diagram Methods 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 5
- 101100156795 Drosophila melanogaster Wsck gene Proteins 0.000 description 4
- 101150061737 rbck1 gene Proteins 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000001351 cycling effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20576681A JPS58108080A (ja) | 1981-12-18 | 1981-12-18 | メモリ回路 |
US06/446,403 US4516219A (en) | 1981-12-18 | 1982-12-02 | Address designating method of memory and apparatus therefor |
DE3249898A DE3249898C2 (enrdf_load_stackoverflow) | 1981-12-18 | 1982-12-14 | |
DE19823246254 DE3246254A1 (de) | 1981-12-18 | 1982-12-14 | Speicheradressierverfahren |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20576681A JPS58108080A (ja) | 1981-12-18 | 1981-12-18 | メモリ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58108080A JPS58108080A (ja) | 1983-06-28 |
JPH0145153B2 true JPH0145153B2 (enrdf_load_stackoverflow) | 1989-10-02 |
Family
ID=16512310
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20576681A Granted JPS58108080A (ja) | 1981-12-18 | 1981-12-18 | メモリ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58108080A (enrdf_load_stackoverflow) |
-
1981
- 1981-12-18 JP JP20576681A patent/JPS58108080A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58108080A (ja) | 1983-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0631989B2 (ja) | 電子楽器の波形発生装置 | |
US4639920A (en) | Data interpolating circuit using a two data word memory | |
US4016409A (en) | Longitudinal parity generator for use with a memory | |
JPH0145153B2 (enrdf_load_stackoverflow) | ||
EP0338812A2 (en) | Magnetic tape recording/reproducing apparatus for digital video signals and associated digital sound signals, and corresponding recording/reproducing method | |
US4516219A (en) | Address designating method of memory and apparatus therefor | |
US4953034A (en) | Signal regeneration processor with function of dropout correction | |
JPH07113904B2 (ja) | メモリ・アクセス装置 | |
JPH0215943B2 (enrdf_load_stackoverflow) | ||
EP0123322B1 (en) | Address indication circuit capable of relatively shifting channel addresses relative to memory addresses | |
US5440571A (en) | Circuit of addressing a memory buffer for error correction in a digital audio tape recorder | |
US5500825A (en) | Parallel data outputting storage circuit | |
JPS6338897B2 (enrdf_load_stackoverflow) | ||
JPS6135619B2 (enrdf_load_stackoverflow) | ||
JPS63197122A (ja) | エラ−訂正及びチエツク装置 | |
JPS59193513A (ja) | インタ−リ−ブ回路 | |
KR100207616B1 (ko) | 에러플래그 처리방법 및 회로 | |
JPH0782751B2 (ja) | 半導体記憶装置 | |
KR930007193Y1 (ko) | 음성 디코더 | |
JPH0450675B2 (enrdf_load_stackoverflow) | ||
JP2856402B2 (ja) | ディジタル信号再生装置 | |
JPH0379890B2 (enrdf_load_stackoverflow) | ||
JPH0516740Y2 (enrdf_load_stackoverflow) | ||
KR100403254B1 (ko) | 음성기록재생장치용메모리의판독/기록제어방법및제어회로 | |
JPH0227647Y2 (enrdf_load_stackoverflow) |