JPH0142147B2 - - Google Patents

Info

Publication number
JPH0142147B2
JPH0142147B2 JP15206680A JP15206680A JPH0142147B2 JP H0142147 B2 JPH0142147 B2 JP H0142147B2 JP 15206680 A JP15206680 A JP 15206680A JP 15206680 A JP15206680 A JP 15206680A JP H0142147 B2 JPH0142147 B2 JP H0142147B2
Authority
JP
Japan
Prior art keywords
film
layer
gate
poly
oxide film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP15206680A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5776876A (en
Inventor
Kazuhiro Komori
Jun Sugiura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP15206680A priority Critical patent/JPS5776876A/ja
Publication of JPS5776876A publication Critical patent/JPS5776876A/ja
Publication of JPH0142147B2 publication Critical patent/JPH0142147B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Non-Volatile Memory (AREA)
JP15206680A 1980-10-31 1980-10-31 Manufacture of semiconductor device Granted JPS5776876A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15206680A JPS5776876A (en) 1980-10-31 1980-10-31 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15206680A JPS5776876A (en) 1980-10-31 1980-10-31 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS5776876A JPS5776876A (en) 1982-05-14
JPH0142147B2 true JPH0142147B2 (fr) 1989-09-11

Family

ID=15532303

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15206680A Granted JPS5776876A (en) 1980-10-31 1980-10-31 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5776876A (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4613956A (en) * 1983-02-23 1986-09-23 Texas Instruments Incorporated Floating gate memory with improved dielectric
USRE34535E (en) * 1983-02-23 1994-02-08 Texas Instruments Incorporated Floating gate memory with improved dielectric
JPS6273774A (ja) * 1985-09-27 1987-04-04 Toshiba Corp 半導体記憶装置の製造方法
JPH088310B2 (ja) * 1987-03-18 1996-01-29 株式会社日立製作所 半導体集積回路装置の製造方法

Also Published As

Publication number Publication date
JPS5776876A (en) 1982-05-14

Similar Documents

Publication Publication Date Title
US4466172A (en) Method for fabricating MOS device with self-aligned contacts
JP2780986B2 (ja) 集積回路の製造方法
JPH0736437B2 (ja) 半導体メモリの製造方法
JPH05206451A (ja) Mosfetおよびその製造方法
US5075762A (en) Semiconductor device having an inter-layer insulating film disposed between two wiring layers and method of manufacturing the same
EP0028654B1 (fr) Dispositif de memoire a semi-conducteur et son procede de fabrication
US5612557A (en) Semiconductor device having an inter-layer insulating film disposed between two wiring layers
US4780428A (en) Mosfet semiconductor device and manufacturing method thereof
JPH0697109A (ja) 半導体装置
JPH0677428A (ja) 半導体記憶装置及びその製造方法
JPS5856263B2 (ja) 半導体装置の製造方法
JPH0142147B2 (fr)
JP2000252422A (ja) 半導体装置及びその製造方法
JPH0645614A (ja) 読出し専用半導体メモリの製造方法
JPH0254960A (ja) 半導体装置の製造方法
US5191402A (en) Semiconductor device having an inter-layer insulating film disposed between two wiring layers
JP2739965B2 (ja) 半導体記憶装置およびその製造方法
US5714787A (en) Semiconductor device with a reduced element isolation region
KR100192064B1 (ko) 저저항 배선구조를 갖는 반도체장치 및 그 제조방법
JPH0454390B2 (fr)
JPH05251711A (ja) 半導体集積回路及びその製造方法
JPH09298281A (ja) 半導体装置の製造方法
JP2943268B2 (ja) 半導体メモリ及びその製造方法
JPS6341224B2 (fr)
US5221634A (en) Method of making semiconductor device employing self diffusion of dopant from contact member for augmenting electrical connection to doped region in substrate