JPH0139136B2 - - Google Patents
Info
- Publication number
- JPH0139136B2 JPH0139136B2 JP16595583A JP16595583A JPH0139136B2 JP H0139136 B2 JPH0139136 B2 JP H0139136B2 JP 16595583 A JP16595583 A JP 16595583A JP 16595583 A JP16595583 A JP 16595583A JP H0139136 B2 JPH0139136 B2 JP H0139136B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- circuit
- time
- bank
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16595583A JPS6057447A (ja) | 1983-09-09 | 1983-09-09 | メモリアクセス制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16595583A JPS6057447A (ja) | 1983-09-09 | 1983-09-09 | メモリアクセス制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6057447A JPS6057447A (ja) | 1985-04-03 |
| JPH0139136B2 true JPH0139136B2 (de) | 1989-08-18 |
Family
ID=15822188
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16595583A Granted JPS6057447A (ja) | 1983-09-09 | 1983-09-09 | メモリアクセス制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6057447A (de) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2674809B2 (ja) * | 1988-11-07 | 1997-11-12 | 日本電気株式会社 | 情報処理装置 |
| JP3215105B2 (ja) * | 1990-08-24 | 2001-10-02 | 富士通株式会社 | メモリアクセス装置 |
-
1983
- 1983-09-09 JP JP16595583A patent/JPS6057447A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6057447A (ja) | 1985-04-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0473275B1 (de) | Speichersteuerungseinheit und Speichereinheit | |
| US4451881A (en) | Data processing system bus for multiple independent users | |
| US3470542A (en) | Modular system design | |
| EP0054243A2 (de) | Speichersteuervorrichtung | |
| US4115854A (en) | Channel bus controller | |
| GB1570343A (en) | Information storage and retrieval system | |
| US5130991A (en) | Method and apparatus for crc computation | |
| GB1560164A (en) | Data processing system | |
| US4800535A (en) | Interleaved memory addressing system and method using a parity signal | |
| US6266796B1 (en) | Data ordering for cache data transfer | |
| EP0367995B1 (de) | Vektordatenübertragungssteuerung | |
| US4831513A (en) | Memory initialization system | |
| JPH0139136B2 (de) | ||
| EP0057096A2 (de) | Informationsverarbeitungsanlage | |
| US4151375A (en) | System for selectively shifting groups of bits for temporary storage in a processor memory of a telephone exchange | |
| US3665409A (en) | Signal translator | |
| JPS6156546B2 (de) | ||
| USRE34282E (en) | Memory control system | |
| EP0724219B1 (de) | Speichersystem zur Speicherung von Informationen und Funkübertragungszustand | |
| JPH0254719B2 (de) | ||
| JPS59172185A (ja) | メモリ選択方式 | |
| SU752501A1 (ru) | Устройство дл коррекции информации в блоке посто нной пам ти | |
| JP2680864B2 (ja) | チャンネル制御方式 | |
| EP0473274B1 (de) | Speicherbankvergleichseinrichtung | |
| JP2613963B2 (ja) | データ入出力装置 |