JPH0136291B2 - - Google Patents
Info
- Publication number
- JPH0136291B2 JPH0136291B2 JP55082488A JP8248880A JPH0136291B2 JP H0136291 B2 JPH0136291 B2 JP H0136291B2 JP 55082488 A JP55082488 A JP 55082488A JP 8248880 A JP8248880 A JP 8248880A JP H0136291 B2 JPH0136291 B2 JP H0136291B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- resistor
- collector
- reference voltage
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
- H03K19/086—Emitter coupled logic
- H03K19/0866—Stacked emitter coupled logic
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8248880A JPS579134A (en) | 1980-06-18 | 1980-06-18 | Logical circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8248880A JPS579134A (en) | 1980-06-18 | 1980-06-18 | Logical circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS579134A JPS579134A (en) | 1982-01-18 |
JPH0136291B2 true JPH0136291B2 (fr) | 1989-07-31 |
Family
ID=13775881
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8248880A Granted JPS579134A (en) | 1980-06-18 | 1980-06-18 | Logical circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS579134A (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6066518A (ja) * | 1983-09-21 | 1985-04-16 | Mitsubishi Electric Corp | 半導体集積回路 |
US5072136A (en) * | 1990-04-16 | 1991-12-10 | Advanced Micro Devices, Inc. | Ecl output buffer circuit with improved compensation |
US5065050A (en) * | 1990-12-11 | 1991-11-12 | At&T Bell Laboratories | High-speed emitter-coupled logic buffer |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4947973A (fr) * | 1972-04-25 | 1974-05-09 | ||
JPS52147053A (en) * | 1976-06-01 | 1977-12-07 | Motorola Inc | Logical circuit |
-
1980
- 1980-06-18 JP JP8248880A patent/JPS579134A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4947973A (fr) * | 1972-04-25 | 1974-05-09 | ||
JPS52147053A (en) * | 1976-06-01 | 1977-12-07 | Motorola Inc | Logical circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS579134A (en) | 1982-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4609834A (en) | Integrated logic circuit incorporating a module which generates a control signal that cancels switching noise | |
EP0186260B1 (fr) | Circuit de porte logique à émetteurs couplés | |
JPH0328850B2 (fr) | ||
JPS6115422A (ja) | 論理回路 | |
US4435654A (en) | Output level adjustment means for low fanout ECL lacking emitter follower output | |
JP2743401B2 (ja) | Ecl回路 | |
JPH0136291B2 (fr) | ||
US3416003A (en) | Non-saturating emitter-coupled multi-level rtl-circuit logic circuit | |
US4625127A (en) | High-fanout clock driver for low level gates | |
JPS58169394A (ja) | 論理回路 | |
JPS6252486B2 (fr) | ||
JPS6120151B2 (fr) | ||
JP3872193B2 (ja) | D/aコンバータのメモリセル用回路装置 | |
US5434517A (en) | ECL output buffer with a MOS transistor used for tristate enable | |
JPS6255327B2 (fr) | ||
JP2805928B2 (ja) | Eclゲートアレイ | |
JP2894776B2 (ja) | 半導体集積回路 | |
JPH03810B2 (fr) | ||
JPH0259652B2 (fr) | ||
JPH0687537B2 (ja) | レベルシフト回路 | |
JP2789911B2 (ja) | レベル変換回路 | |
JPH02137418A (ja) | 半導体回路 | |
JPH02306717A (ja) | エミッタ結合論理回路装置 | |
JPH0398315A (ja) | ワイヤードor論理回路 | |
JPS6113413B2 (fr) |