JPH0135365B2 - - Google Patents

Info

Publication number
JPH0135365B2
JPH0135365B2 JP55024597A JP2459780A JPH0135365B2 JP H0135365 B2 JPH0135365 B2 JP H0135365B2 JP 55024597 A JP55024597 A JP 55024597A JP 2459780 A JP2459780 A JP 2459780A JP H0135365 B2 JPH0135365 B2 JP H0135365B2
Authority
JP
Japan
Prior art keywords
clock
output
signals
memory element
clk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55024597A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56121121A (en
Inventor
Takashi Ihi
Shigeru Mukogasa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2459780A priority Critical patent/JPS56121121A/ja
Publication of JPS56121121A publication Critical patent/JPS56121121A/ja
Publication of JPH0135365B2 publication Critical patent/JPH0135365B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP2459780A 1980-02-28 1980-02-28 Clock distribution system Granted JPS56121121A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2459780A JPS56121121A (en) 1980-02-28 1980-02-28 Clock distribution system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2459780A JPS56121121A (en) 1980-02-28 1980-02-28 Clock distribution system

Publications (2)

Publication Number Publication Date
JPS56121121A JPS56121121A (en) 1981-09-22
JPH0135365B2 true JPH0135365B2 (enExample) 1989-07-25

Family

ID=12142555

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2459780A Granted JPS56121121A (en) 1980-02-28 1980-02-28 Clock distribution system

Country Status (1)

Country Link
JP (1) JPS56121121A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0581144A (ja) * 1991-09-25 1993-04-02 Fujitsu Ltd メモリカード試験方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5616056B2 (enExample) * 1972-04-30 1981-04-14
JPS495545A (enExample) * 1972-05-02 1974-01-18
JPS5920198B2 (ja) * 1977-11-29 1984-05-11 富士通株式会社 電子部品の試験方法

Also Published As

Publication number Publication date
JPS56121121A (en) 1981-09-22

Similar Documents

Publication Publication Date Title
KR100328357B1 (ko) 개선된자동메모리테스터용용장성분석기
CN100580815C (zh) 具有测试装置的存储模块
US6031382A (en) Functional tester for integrated circuits
JPH0411960B2 (enExample)
US7777513B2 (en) Power supply voltage detection circuit and semiconductor integrated circuit device
US20030120989A1 (en) Method and circuit to implement double data rate testing
JP3544073B2 (ja) 半導体メモリ装置のテスト方法および半導体メモリ装置
US5675544A (en) Method and apparatus for parallel testing of memory circuits
JPH0135365B2 (enExample)
US6981199B2 (en) Method for arranging data output by semiconductor testers to packet-based devices under test
EP0220577B1 (en) Memory array
JP3479653B2 (ja) テスト装置
JP3057760B2 (ja) 半導体装置
US6507801B1 (en) Semiconductor device testing system
US7251772B2 (en) Circuit arrangement having a number of integrated circuit components on a carrier substrate and method for testing a circuit arrangement of this type
KR100524925B1 (ko) 테스트 시간을 줄일 수 있는 병렬 비트 테스트를 구현하는 반도체 메모리 장치 및 이를 이용한 병렬 비트 테스트 방법
JP2608956B2 (ja) 半導体集積回路
JP2833537B2 (ja) 集積回路試験装置
US7016244B2 (en) Method and arrangement for testing output circuits of high speed semiconductor memory devices
WO2001035110A1 (en) Method and system for wafer and device-level testing of an integrated circuit
JP2000090700A (ja) 半導体集積回路装置
JP2962552B2 (ja) Ｉｃ試験装置
JP3264812B2 (ja) Ｉｃ試験装置のタイミング同期方式
JP2769588B2 (ja) Ｉｃ試験装置内のデータ出力タイミング同期方式
JPS61204746A (ja) 半導体装置