JPH0133975B2 - - Google Patents
Info
- Publication number
- JPH0133975B2 JPH0133975B2 JP21518883A JP21518883A JPH0133975B2 JP H0133975 B2 JPH0133975 B2 JP H0133975B2 JP 21518883 A JP21518883 A JP 21518883A JP 21518883 A JP21518883 A JP 21518883A JP H0133975 B2 JPH0133975 B2 JP H0133975B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- code error
- predetermined range
- error detection
- detection circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M5/00—Conversion of the form of the representation of individual digits
- H03M5/02—Conversion to or from representation by pulses
- H03M5/04—Conversion to or from representation by pulses the pulses having two levels
- H03M5/14—Code representation, e.g. transition, for a given bit cell depending on the information in one or more adjacent bit cells, e.g. delay modulation code, double density code
- H03M5/145—Conversion to or from block codes or representations thereof
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Error Detection And Correction (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21518883A JPS60107922A (ja) | 1983-11-16 | 1983-11-16 | 符号誤り検出回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21518883A JPS60107922A (ja) | 1983-11-16 | 1983-11-16 | 符号誤り検出回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60107922A JPS60107922A (ja) | 1985-06-13 |
| JPH0133975B2 true JPH0133975B2 (enrdf_load_stackoverflow) | 1989-07-17 |
Family
ID=16668131
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP21518883A Granted JPS60107922A (ja) | 1983-11-16 | 1983-11-16 | 符号誤り検出回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60107922A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU618680B2 (en) * | 1989-07-17 | 1992-01-02 | Digital Equipment Corporation | Data and forward error control coding techniques for digital signals |
-
1983
- 1983-11-16 JP JP21518883A patent/JPS60107922A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60107922A (ja) | 1985-06-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5006851A (en) | Analog-to-digital converting system | |
| US4667338A (en) | Noise elimination circuit for eliminating noise signals from binary data | |
| US4075569A (en) | Digital method and apparatus for dynamically generating an output pulse train having a desired duty cycle from an input pulse train | |
| JPH0133975B2 (enrdf_load_stackoverflow) | ||
| JPH01144738A (ja) | ウインドウ法同期保護回路 | |
| GB1521091A (en) | Circuit arrangements for use in data transmission systems | |
| US6252530B1 (en) | D/A converter having mechanism for preventing analog signal distortion | |
| JP2748765B2 (ja) | 多数決回路 | |
| JP2984802B2 (ja) | 入力信号異常検出回路 | |
| JP2548340B2 (ja) | チャタリング除去回路 | |
| JPS6157128A (ja) | A−d変換器 | |
| JPH0738630B2 (ja) | デジタルパターンデコーダおよびデコード方法 | |
| JPH02257333A (ja) | nビット一致検出回路 | |
| JPH0775355B2 (ja) | 直流ドリフト補償回路 | |
| JPH08237241A (ja) | シリアルデータ通信の受信クロック生成回路 | |
| SU606216A1 (ru) | Устройство дл регистрации ошибок в двоичных каналах св зи | |
| JPH0138244B2 (enrdf_load_stackoverflow) | ||
| JPS6318722A (ja) | アツプダウンカウンタ | |
| JPH04360422A (ja) | 復号化方法 | |
| JPS59138142A (ja) | 符号誤り率検出回路 | |
| JPS60127839A (ja) | デ−タ処理装置 | |
| JPH02121410A (ja) | パルス入力の瞬時値変換回路 | |
| JPS62239610A (ja) | デイジタル信号雑音除去回路 | |
| JPH0522360A (ja) | Fifo試験診断回路 | |
| JPH06188839A (ja) | サンプリングレートコンバータ |