JPH0131218B2 - - Google Patents
Info
- Publication number
- JPH0131218B2 JPH0131218B2 JP21445782A JP21445782A JPH0131218B2 JP H0131218 B2 JPH0131218 B2 JP H0131218B2 JP 21445782 A JP21445782 A JP 21445782A JP 21445782 A JP21445782 A JP 21445782A JP H0131218 B2 JPH0131218 B2 JP H0131218B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- register
- memory system
- address register
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 3
- 230000004044 response Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/3016—Decoding the operand specifier, e.g. specifier format
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21445782A JPS59105148A (ja) | 1982-12-06 | 1982-12-06 | マイクロプログラム制御方式の中央処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21445782A JPS59105148A (ja) | 1982-12-06 | 1982-12-06 | マイクロプログラム制御方式の中央処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59105148A JPS59105148A (ja) | 1984-06-18 |
JPH0131218B2 true JPH0131218B2 (ru) | 1989-06-23 |
Family
ID=16656062
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21445782A Granted JPS59105148A (ja) | 1982-12-06 | 1982-12-06 | マイクロプログラム制御方式の中央処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59105148A (ru) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6175929A (ja) * | 1984-09-21 | 1986-04-18 | Fujitsu Ltd | 分岐方式 |
JP2560520B2 (ja) * | 1990-06-29 | 1996-12-04 | 日本電気株式会社 | 先行制御装置 |
-
1982
- 1982-12-06 JP JP21445782A patent/JPS59105148A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59105148A (ja) | 1984-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4774688A (en) | Data processing system for determining min/max in a single operation cycle as a result of a single instruction | |
US4967338A (en) | Loosely coupled pipeline processor | |
JPH045216B2 (ru) | ||
JPH0248931B2 (ru) | ||
JPS62197830A (ja) | デ−タ処理システム | |
JPH0346850B2 (ru) | ||
JPS6212529B2 (ru) | ||
JPH0131218B2 (ru) | ||
KR940009377B1 (ko) | 정보처리 장치 | |
JPH03271829A (ja) | 情報処理装置 | |
JP2619425B2 (ja) | シーケンスコントローラ | |
KR910001545A (ko) | Cpu 코어 | |
KR960016401B1 (ko) | 레지스터 페이지 포인터를 이용한 레지스터 페이지간의 페이지 선택회로 | |
JPS6226728B2 (ru) | ||
JPS6362065A (ja) | デ−タ転送制御方式 | |
JP2637070B2 (ja) | マイクロ命令先頭アドレス生成方式 | |
JPS6134168B2 (ru) | ||
JPH0241770B2 (ru) | ||
JPS6252334B2 (ru) | ||
JP3118824B2 (ja) | マイクロプロセッサ | |
JPH0619713B2 (ja) | 論理型デ−タ処理装置 | |
JPH0427575B2 (ru) | ||
JPH0317135B2 (ru) | ||
JPS59106048A (ja) | マイクロプロセツサシステム | |
JPS6286442A (ja) | デ−タ処理装置 |