JPH0130170B2 - - Google Patents

Info

Publication number
JPH0130170B2
JPH0130170B2 JP58101101A JP10110183A JPH0130170B2 JP H0130170 B2 JPH0130170 B2 JP H0130170B2 JP 58101101 A JP58101101 A JP 58101101A JP 10110183 A JP10110183 A JP 10110183A JP H0130170 B2 JPH0130170 B2 JP H0130170B2
Authority
JP
Japan
Prior art keywords
channel
input
output
unit
control unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58101101A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59225430A (ja
Inventor
Nobuyuki Kikuchi
Jitsuo Masuda
Takao Kato
Mitsuo Morohashi
Koichi Okamoto
Yoshifumi Ojiro
Akira Myata
Makoto Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10110183A priority Critical patent/JPS59225430A/ja
Publication of JPS59225430A publication Critical patent/JPS59225430A/ja
Publication of JPH0130170B2 publication Critical patent/JPH0130170B2/ja
Granted legal-status Critical Current

Links

JP10110183A 1983-06-07 1983-06-07 チヤネル処理装置 Granted JPS59225430A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10110183A JPS59225430A (ja) 1983-06-07 1983-06-07 チヤネル処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10110183A JPS59225430A (ja) 1983-06-07 1983-06-07 チヤネル処理装置

Publications (2)

Publication Number Publication Date
JPS59225430A JPS59225430A (ja) 1984-12-18
JPH0130170B2 true JPH0130170B2 (enrdf_load_stackoverflow) 1989-06-16

Family

ID=14291693

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10110183A Granted JPS59225430A (ja) 1983-06-07 1983-06-07 チヤネル処理装置

Country Status (1)

Country Link
JP (1) JPS59225430A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2643116B2 (ja) * 1985-09-19 1997-08-20 富士通株式会社 主記憶制御装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54531A (en) * 1977-06-03 1979-01-05 Hitachi Ltd Channel control system
JPS586173B2 (ja) * 1978-01-20 1983-02-03 株式会社日立製作所 チャネル制御方式
JPS598845B2 (ja) * 1978-11-21 1984-02-28 株式会社東芝 チヤンネル制御方式
JPS599928B2 (ja) * 1978-11-21 1984-03-06 株式会社東芝 チヤネル制御方式

Also Published As

Publication number Publication date
JPS59225430A (ja) 1984-12-18

Similar Documents

Publication Publication Date Title
US5301279A (en) Apparatus for conditioning priority arbitration
US6742076B2 (en) USB host controller for systems employing batched data transfer
US4471427A (en) Direct memory access logic system for a data transfer network
US4443850A (en) Interface circuit for subsystem controller
JPH06314205A (ja) 割り込み源間の優先順位確立方法及びデータ処理システム
US4456970A (en) Interrupt system for peripheral controller
WO1991002312A1 (en) Modular input/output system for supercomputers
JPH05204835A (ja) コンピュータのバスを周辺装置の制御器に接続するための汎用装置
US7130932B1 (en) Method and apparatus for increasing the performance of communications between a host processor and a SATA or ATA device
US4729090A (en) DMA system employing plural bus request and grant signals for improving bus data transfer speed
JPS58139255A (ja) デ−タ処理システム
US5734918A (en) Computer system with an input/output processor which enables direct file transfers between a storage medium and a network
JPH10283304A (ja) 割り込み要求を処理する方法及びシステム
US5687329A (en) Information handling system including a data bus management unit, an address management unit for isolating processor buses from I/O and memory
JPH0130170B2 (enrdf_load_stackoverflow)
US20040117529A1 (en) Method for pre-emptive arbitration
US6529991B1 (en) Ordering mechanism, ordering method and computer program product for implementing PCI peer to functions
KR950009576B1 (ko) 버스 인터페이스 장치
US20040111537A1 (en) Method, system, and program for processing operations
JP2713204B2 (ja) 情報処理システム
JPS622349B2 (enrdf_load_stackoverflow)
JPH0460257B2 (enrdf_load_stackoverflow)
JPH0713907A (ja) データ転送装置
JPS61250749A (ja) 主記憶アクセス制御方式
JPS6057096B2 (ja) 割込制御方式