JPH01283841A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH01283841A
JPH01283841A JP63113255A JP11325588A JPH01283841A JP H01283841 A JPH01283841 A JP H01283841A JP 63113255 A JP63113255 A JP 63113255A JP 11325588 A JP11325588 A JP 11325588A JP H01283841 A JPH01283841 A JP H01283841A
Authority
JP
Japan
Prior art keywords
bonding
bonding pad
irregularity
wire
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63113255A
Other languages
English (en)
Inventor
Bunji Takeuchi
竹内 文二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP63113255A priority Critical patent/JPH01283841A/ja
Publication of JPH01283841A publication Critical patent/JPH01283841A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05557Shape in side view comprising protrusions or indentations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 [発明の目的] (産業上の利用分野) 本発明は、ワイヤ・ボンディングによりチップと外部と
の接続を行う半導体装置に関する。
(従来の技術) 通常半導体集積回路チップのボンディング・パッドは、
配線材料と同じ金属材料1例えばAlやAuなどで形成
されている。最近、集積回路の高密度化に伴い、配線材
料により低抵抗の或いは安定性に優れた材料を用いるこ
とが検討されており、その場合にはボンディング性に問
題が生じる虞れがある。また高密度集積回路では端子数
が増えるにつれてボンディング・パッドの面積が小さく
なりつつある。その結果、ボンディング・ワイヤの接続
強度十分でなく、或いは接触抵抗が高くなり、信頼性や
特性の面で問題が生じる。
(発明が解決しようとする課題) 以上のように半導体集積回路では大規模化に伴って、配
線材料の変更やボンディング・パッドの面積縮小により
1機械的な或いは電気的なボンディング特性に問題が生
じてきている。集積回路に限らず1個別素子においても
、素子の多様化により同様の問題が生じる。
本発明は、この様な問題を解決して良好なボンディング
特性を実現した半導体装置を提供することを目的とする
[発明の構成] (課題を解決するための手段) 本発明にかかる半導体装置は、素子形成された半導体チ
ップのボンディング・パッド表面に凹凸を設けたことを
特徴とする。
(作用) ボンディング昏パッド面に凹凸を設けることによって、
ボンディング・ワイヤとボンディング・パッドの接合面
積を実質的に大きくすることができる。従ってボンディ
ング・パッドにボンディング性に劣る材料を用いた場合
にも5十分なボンディング接続強度を得ることができる
。接続強度を従来と同程度とすれば、ボンディング・パ
ッドの面積を従来より小さくすることができる。このた
め、高密度集積回路等においてボンディング・パッド面
積を小さくした場合に特に有効であり。
各種半導体装置の信頼性向上を図ることができる。
(実施例) 以下1本発明の実施例を図面を参照して説明する。
第1図(a)(b)は、一実施例の半導体素子のボンデ
ィング接続部の構造を示す平面図とそのA−A″断面図
である。1は多数の素子が集積形成された半導体チップ
であり、その表面に配設された配線2の端部にボンディ
ング・パッド3が形成されている。ボンディング・パッ
ド3の表面は選択エツチングにより図示のようにモザイ
ク・パターンの凹凸が形成され、その面にこの実施例で
はボール・ボンディングによりワイヤが接続されている
。凹凸の段差は例えば0.2μm程度以上とする。ワイ
ヤの先端ボール部4は、ボンディング・パッド3の凹凸
の境界線が交差する中心を含んで四部と凸部に同時に接
合させている。
この実施例によれば、Au、Aノ等通常の集積回路で用
いられる配線材料を用いた場合に、従来より10〜20
%程度ボンディング強度の向上が図られる。これにより
、半導体素子の信頼性は向上する。またボンディング・
ワイヤとボンディング・パッドの接合に要するチップ上
の面積は実質的に従来より小さくても、従来と同程度の
ボンディング強度が得られるため、ボンディング・パッ
ド等の縮小により集積回路の高集積化が容品になる。A
u、A1等以外のボンディング性の劣る配線材料を用い
る場合にも、有効である。
第2図(a)(b)は、他の実施例の構造を第1図(a
)(b)に対応させて示す。この実施例では、第1図に
比べてボンディング・パッド3に形成する凹凸のモザイ
ク・パターンを細かくしている。
この実施例によっても、先の実施例と同様の効果が得ら
れる。モザイク・パターンの細かさは。
必要とする接合強度に応じて適当に選択することができ
る。
上記各実施例では、ボンディング・パッド表面の凹凸を
選択エツチングにより形成したが、他の方法で凹凸を形
成してもよい。例えば第3図は。
チップ1のボンディング・パッド部に予め凹凸を形成し
ておき、この上にボンディング・パッド3を通常の方法
で形成して下地の凹凸を表面に反映させるようにしたも
のである。第4図は、ボンディング・パッド3を第1の
金属層31と第2の金属層32により構成し、第2の金
属層32をモザイク・パターンに選択エツチングして実
質的に凹凸を形成したものである。この構造は例えば、
第1の金属層31がボンディング性の劣る配線材料であ
ってこれによりチップ内部配線が形成されている場合に
有効である。第2の金属層32は、ボンディング性に優
れた材料であることが勿論好ましいが、この様な積層構
造は同種の金属層の場合にも有効である。凹凸のパター
ンも実施例のような単純なモザイク・パターンに限らず
9円形、多角形等適当に選択することができる。ボンデ
ィング法に関しても、実施例で説明したボール・ボンデ
ィングの他、ウェッジ・ボンディングでも本発明の適用
が可能である。
その池水発明は、その趣旨を逸脱しない範囲で種々変形
して実施することができる。
[発明の効果] 以上述べたように本発明によれば、小さいボンディング
・パッド面積で大きいボンディング接続強度を実現した
半導体装置を得ることができる。
【図面の簡単な説明】
第1図(a)(b)は1本発明の一実施例の一つのボン
ディング・パッド部の構造を示す平面図とそのA−A−
断面図、第2図(a)(b)は。 他の実施例のボンディング・パッド部の平面図とそのA
−A−断面図、第3図および第4図は、更に他の実施例
のボンディング・パッド部の構造を示す断面図である。 1・・・半導体チップ、2・・・配線、3・・・ボンデ
ィング−パッド、4・・・ワイヤ先端ボール部。 出願人代理人 弁理士 鈴江武彦 第3目 第 4 図 第 2F (b) 和

Claims (1)

    【特許請求の範囲】
  1.  素子形成された半導体チップの表面にボンディング・
    パッドが形成され、このボンディング・パッドにワイヤ
    がボンディング接続された半導体装置において、ボンデ
    ィング・パッド表面に凹凸が形成されていることを特徴
    とする半導体装置。
JP63113255A 1988-05-10 1988-05-10 半導体装置 Pending JPH01283841A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63113255A JPH01283841A (ja) 1988-05-10 1988-05-10 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63113255A JPH01283841A (ja) 1988-05-10 1988-05-10 半導体装置

Publications (1)

Publication Number Publication Date
JPH01283841A true JPH01283841A (ja) 1989-11-15

Family

ID=14607514

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63113255A Pending JPH01283841A (ja) 1988-05-10 1988-05-10 半導体装置

Country Status (1)

Country Link
JP (1) JPH01283841A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6871392B2 (en) * 2001-10-11 2005-03-29 Hitachi Global Storage Technologies Netherlands B.V. Method of constructing an integrated lead suspension
US7170172B2 (en) * 2001-12-13 2007-01-30 Nec Electronics Corporation Semiconductor device having a roughened surface
US7177276B1 (en) 2000-02-14 2007-02-13 Cisco Technology, Inc. Pipelined packet switching and queuing architecture

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7177276B1 (en) 2000-02-14 2007-02-13 Cisco Technology, Inc. Pipelined packet switching and queuing architecture
US7643486B2 (en) 2000-02-14 2010-01-05 Cisco Technology, Inc. Pipelined packet switching and queuing architecture
US8018937B2 (en) 2000-02-14 2011-09-13 Cisco Technology, Inc. Pipelined packet switching and queuing architecture
US8665875B2 (en) 2000-02-14 2014-03-04 Oracle International Corporation Pipelined packet switching and queuing architecture
US6871392B2 (en) * 2001-10-11 2005-03-29 Hitachi Global Storage Technologies Netherlands B.V. Method of constructing an integrated lead suspension
US6985335B2 (en) 2001-10-11 2006-01-10 Hitachi Global Storage Technologies Netherlands B.V. Integrated lead suspension and method of construction
US6989969B2 (en) 2001-10-11 2006-01-24 Hitachi Global Storage Technologies Netherlands B.V. Integrated lead suspension and method of construction
US7137189B2 (en) 2001-10-11 2006-11-21 Hitachi Global Storage Technologies Netherlands B.V. Method of constructing an integrated lead suspension
US7137188B2 (en) 2001-10-11 2006-11-21 Hitachi Global Storage Technologies Netherlands B.V. Method of constructing an integrated lead suspension
US7168154B2 (en) 2001-10-11 2007-01-30 Hitachi Global Storage Technologies Netherlands Bv Method of constructing an integrated lead suspension
US7170172B2 (en) * 2001-12-13 2007-01-30 Nec Electronics Corporation Semiconductor device having a roughened surface
US7560372B2 (en) 2001-12-13 2009-07-14 Nec Electronics Corporation Process for making a semiconductor device having a roughened surface

Similar Documents

Publication Publication Date Title
JP3898350B2 (ja) 半導体装置
JPS6046040A (ja) 半導体装置
JPH01283841A (ja) 半導体装置
US5220486A (en) Ic packing device
JP2893522B2 (ja) Bga半導体パッケージ及びその製造方法
JP3043484B2 (ja) 半導体装置
JP2681427B2 (ja) 半導体装置
JPH0562978A (ja) フリツプチツプ
JPH05109977A (ja) 半導体装置
US6753594B2 (en) Electronic component with a semiconductor chip and fabrication method
JPS6143436A (ja) ボンデイング方法
JPS62202532A (ja) 半導体装置
JPH05335536A (ja) 画像装置
JP2004363224A (ja) 半導体チップの接続構造
JPH03169032A (ja) 半導体装置
JPH0982742A (ja) ワイヤボンディング方法
JPH06252329A (ja) 半導体装置
KR100206861B1 (ko) 고밀도 반도체 패키지구조
JP2000174064A (ja) 半導体装置の実装方法
KR940011740B1 (ko) 반도체소자의 본드패드 설계 변경 공정 및 그 구조
JPH04133431A (ja) 半導体回路
JP2001267351A (ja) ワイヤボンディング構造
JPS5834953A (ja) 半導体装置
JPH04124844A (ja) 半導体装置のボンディングパッド電極の構造
JPH0189752U (ja)