JPH01238099A - 混成集積回路装置 - Google Patents

混成集積回路装置

Info

Publication number
JPH01238099A
JPH01238099A JP63066017A JP6601788A JPH01238099A JP H01238099 A JPH01238099 A JP H01238099A JP 63066017 A JP63066017 A JP 63066017A JP 6601788 A JP6601788 A JP 6601788A JP H01238099 A JPH01238099 A JP H01238099A
Authority
JP
Japan
Prior art keywords
integrated circuit
hybrid integrated
solder
circuit device
holes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63066017A
Other languages
English (en)
Inventor
Osamu Nakayama
修 中山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP63066017A priority Critical patent/JPH01238099A/ja
Publication of JPH01238099A publication Critical patent/JPH01238099A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は混成集積回路装置の構造に関するものである
。
〔従来の技術〕
第２図に従来より使用されている混成集積回路装置の平
面図及び側面図を示す。図において、（１）はセラミッ
ク基板、（２）は放熱板、（３）ははんだ、（４）は回
路基板表面に形成された導体配線、（５）は半導体ペレ
ット’、（６）は表面の導体と放熱板を結線するための
導体上のスルーホールを示す。
〔発明が解決しようとする課題〕
従来の構造においてはセラミック基板（１）と放熱板（
２）を溶融したはんだ（３）で接着する際、はんだ（３
）中のガスが抜けにくく接着後に気泡として残ることが
あり、使用時に半導体ペレット（５）から発生した熱が
充分放熱しにくい。すなわち、放熱に対する熱抵抗特性
が悪化するので、これを改善するという課題があった。
この発明は上記従来の混成集積回路の課題を解決するた
めになされたもので熱抵抗特性の優れた混成集積回路装
置を提供することを目的とする。
〔課題を解決するための手段〕
この発明にかかる混成集積回路装置は、セラミ　。
ツク基板の導体配線以外の絶縁部にスルーホールを設け
ることにより放熱を促進するものである。
〔作用〕
この発明における混成集積回路は、絶縁部に設けたスル
ーホールの働きにより、セラミック基板と放熱板を接着
中に、はんだ中のガスが抜ける。
〔実施例〕
以下、この発明の実施例を図について説明する。
第１図は混成集積回路装置の平面図及び側面図である。
図において（７）は絶縁部上のスルーホールを示し、そ
の他は第２図の従来例にて示したものと同一である。
次に動作について説明する。第１図において、セラミッ
ク基板（１）と放熱板（２）をはんだ（３）で接着する
工程において、絶縁部上のスルーホール（７）はセラミ
ック基板（１）の各所に設けであるのではんだ（３）中
のガスは、絶縁部上のスルーホール（７）を通して外部
に抜ける。
〔発明の効果〕
以上のように、この発明によれば、混成集積回路のセラ
ミック基板と放熱板を接着するはんだ中の気泡（スキマ
）が極めて少くなるため、熱抵抗特性が良いものが得ら
れる。
【図面の簡単な説明】
第１図は、この発明の実施例による混成集積回路装置の
平面図及び側面図、第２図は従来の混成集積回路装置の
平面図及び側面図である。 図において（１）はセラミック基板、（２）は放熱板、
（３）ははんだ、（４）は導体配線、（５）は半導体ペ
レット、（６）は導体上のスルーホール、（７）は絶縁
部上のスルーホールを示す。 なお、図中、同一符号は同一、又は相当部分を示す。

Claims (1)

    【特許請求の範囲】
  1. 　回路基板と放熱板をはんだを介して接着した構造の混
    成集積回路装置において、前記回路基板の回路配線用導
    体部以外の絶縁部にスルーホール（通し穴）を設けたこ
    とを特徴とする混成集積回路装置。
JP63066017A 1988-03-17 1988-03-17 混成集積回路装置 Pending JPH01238099A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63066017A JPH01238099A (ja) 1988-03-17 1988-03-17 混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63066017A JPH01238099A (ja) 1988-03-17 1988-03-17 混成集積回路装置

Publications (1)

Publication Number Publication Date
JPH01238099A true JPH01238099A (ja) 1989-09-22

Family

ID=13303743

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63066017A Pending JPH01238099A (ja) 1988-03-17 1988-03-17 混成集積回路装置

Country Status (1)

Country Link
JP (1) JPH01238099A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0528606A2 (en) * 1991-08-13 1993-02-24 Parker-Hannifin Corporation Thermally conductive interface materials
WO1999046857A1 (fr) * 1998-03-12 1999-09-16 Matsushita Electric Industrial Co., Ltd. Filtre a ondes de surface

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0528606A2 (en) * 1991-08-13 1993-02-24 Parker-Hannifin Corporation Thermally conductive interface materials
US5298791A (en) * 1991-08-13 1994-03-29 Chomerics, Inc. Thermally conductive electrical assembly
WO1999046857A1 (fr) * 1998-03-12 1999-09-16 Matsushita Electric Industrial Co., Ltd. Filtre a ondes de surface
US6310422B1 (en) 1998-03-12 2001-10-30 Matsushita Electric Industrial Co., Ltd. Surface acoustic wave filter

Similar Documents

Publication Publication Date Title
EP1143514A2 (en) Resin-sealed power semiconductor device including substrate with all electronic components for control circuit mounted thereon
JPS6094744A (ja) 混成集積回路装置
JPH01238099A (ja) 混成集積回路装置
JPH07273407A (ja) ワイヤボンド対応ペルチェ素子
JP3862632B2 (ja) 金属ベース多層回路基板とそれを用いた混成集積回路
JPH08148647A (ja) 半導体装置
JPH04291999A (ja) 部品冷却構造
JPS58165348A (ja) 半導体装置の配線板
JPS62155525A (ja) 混成集積回路
JPH0357252A (ja) 樹脂封止型半導体装置
JPH03276649A (ja) 電子装置
JPH0265199A (ja) フェライトビーズコア付き放熱スペーサー
JPH05109940A (ja) 混成集積回路
JPH04105396A (ja) 放熱性を有する電子部品搭載用基板
JPS5956788A (ja) 電気回路部品
JPH07326866A (ja) 誘電体基板モジュール
JPS5932147Y2 (ja) プリント配線板
JPH0444419B2 (ja)
JPH01246857A (ja) 半導体装置
JPH01215027A (ja) 金属ベースはんだ付部の構造
JPS60143650A (ja) 放熱装置
JPH0277142A (ja) パッケージ構造
JPH04192445A (ja) 混成集積回路装置
JPH05211378A (ja) 半導体装置
JP2000022021A (ja) ベアチップ基板分離構造半導体モジュール