JPH0119773B2 - - Google Patents
Info
- Publication number
- JPH0119773B2 JPH0119773B2 JP23137082A JP23137082A JPH0119773B2 JP H0119773 B2 JPH0119773 B2 JP H0119773B2 JP 23137082 A JP23137082 A JP 23137082A JP 23137082 A JP23137082 A JP 23137082A JP H0119773 B2 JPH0119773 B2 JP H0119773B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- collector
- level
- output
- shifts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000006880 cross-coupling reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 8
- 230000007257 malfunction Effects 0.000 description 5
- 230000007704 transition Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 210000002784 stomach Anatomy 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57231370A JPS59121489A (ja) | 1982-12-27 | 1982-12-27 | バイナリ−カウンタ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57231370A JPS59121489A (ja) | 1982-12-27 | 1982-12-27 | バイナリ−カウンタ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59121489A JPS59121489A (ja) | 1984-07-13 |
| JPH0119773B2 true JPH0119773B2 (enrdf_load_stackoverflow) | 1989-04-13 |
Family
ID=16922550
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57231370A Granted JPS59121489A (ja) | 1982-12-27 | 1982-12-27 | バイナリ−カウンタ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59121489A (enrdf_load_stackoverflow) |
-
1982
- 1982-12-27 JP JP57231370A patent/JPS59121489A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59121489A (ja) | 1984-07-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4394769A (en) | Dual modulus counter having non-inverting feedback | |
| JPH0691431B2 (ja) | フリツプフロツプ回路用クロツク制御回路 | |
| JPH04503135A (ja) | 高速プリスケーラ | |
| JPH0440894B2 (enrdf_load_stackoverflow) | ||
| US4160173A (en) | Logic circuit with two pairs of cross-coupled nand/nor gates | |
| US4209715A (en) | Logic circuit | |
| US4101790A (en) | Shift register with reduced number of components | |
| JPS6310612B2 (enrdf_load_stackoverflow) | ||
| US6700425B1 (en) | Multi-phase clock generators that utilize differential signals to achieve reduced setup and hold times | |
| US5111489A (en) | Frequency-dividing circuit | |
| US4509182A (en) | Binary counter | |
| US4297591A (en) | Electronic counter for electrical digital pulses | |
| JPH0119773B2 (enrdf_load_stackoverflow) | ||
| JP2560698B2 (ja) | ラツチ回路 | |
| JPS639771B2 (enrdf_load_stackoverflow) | ||
| JP2786463B2 (ja) | フリップフロップ回路 | |
| JPS639770B2 (enrdf_load_stackoverflow) | ||
| JPS6322646B2 (enrdf_load_stackoverflow) | ||
| US4621370A (en) | Binary synchronous count and clear bit-slice module | |
| JPS5915529B2 (ja) | 論理回路 | |
| JPH07135449A (ja) | フリップフロップ回路 | |
| JPS60123129A (ja) | クロック作成回路 | |
| JPS611119A (ja) | 可変分周回路 | |
| JP2002519923A (ja) | 分周比の切替可能なスタティック分周器 | |
| JPS6132549A (ja) | Cmos型マスタスライス半導体集積回路 |