JPS59121489A - バイナリ−カウンタ - Google Patents
バイナリ−カウンタInfo
- Publication number
- JPS59121489A JPS59121489A JP23137082A JP23137082A JPS59121489A JP S59121489 A JPS59121489 A JP S59121489A JP 23137082 A JP23137082 A JP 23137082A JP 23137082 A JP23137082 A JP 23137082A JP S59121489 A JPS59121489 A JP S59121489A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- collector
- output
- level
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 9
- 230000007704 transition Effects 0.000 description 7
- 230000007257 malfunction Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000010276 construction Methods 0.000 description 1
- 238000006880 cross-coupling reaction Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23137082A JPS59121489A (ja) | 1982-12-27 | 1982-12-27 | バイナリ−カウンタ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23137082A JPS59121489A (ja) | 1982-12-27 | 1982-12-27 | バイナリ−カウンタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59121489A true JPS59121489A (ja) | 1984-07-13 |
JPH0119773B2 JPH0119773B2 (enrdf_load_stackoverflow) | 1989-04-13 |
Family
ID=16922550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23137082A Granted JPS59121489A (ja) | 1982-12-27 | 1982-12-27 | バイナリ−カウンタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59121489A (enrdf_load_stackoverflow) |
-
1982
- 1982-12-27 JP JP23137082A patent/JPS59121489A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0119773B2 (enrdf_load_stackoverflow) | 1989-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6744289B2 (en) | Clock divider circuit with duty cycle correction and minimal additional delay | |
JPS605093B2 (ja) | マルチマスタシングルスレ−ブフリツプフロツプ | |
US5509040A (en) | Frequency divider | |
US4209715A (en) | Logic circuit | |
US4160173A (en) | Logic circuit with two pairs of cross-coupled nand/nor gates | |
US4775810A (en) | Parity check logic circuit | |
US20020097072A1 (en) | Variable frequency divider circuit | |
US5930322A (en) | Divide-by-4/5 counter | |
JPS59121489A (ja) | バイナリ−カウンタ | |
US5148050A (en) | Variable frequency-dividing circuit | |
US4297591A (en) | Electronic counter for electrical digital pulses | |
EP0067034B1 (en) | Binary counter | |
EP0507441A2 (en) | Counter circuit | |
JPS63103511A (ja) | フリツプフロツプ回路 | |
US6459302B2 (en) | D-FF circuit | |
US3899691A (en) | Driving circuits for electronic watches | |
JP2786463B2 (ja) | フリップフロップ回路 | |
US4669101A (en) | High speed counter with decoding means and means for selecting second and higher order counter stages to be toggled | |
JPS5884539A (ja) | バイナリ−カウンタ | |
US4621370A (en) | Binary synchronous count and clear bit-slice module | |
JPS5915529B2 (ja) | 論理回路 | |
JPS639770B2 (enrdf_load_stackoverflow) | ||
JP2656241B2 (ja) | アツプダウンカウンタ回路 | |
KR880001348B1 (ko) | 고속 1/32 및 1/33 씨 모오스 프리스케일러 회로 | |
JPS6322646B2 (enrdf_load_stackoverflow) |