JPH01165469A - Function diagnosis for printer device - Google Patents

Function diagnosis for printer device

Info

Publication number
JPH01165469A
JPH01165469A JP62326185A JP32618587A JPH01165469A JP H01165469 A JPH01165469 A JP H01165469A JP 62326185 A JP62326185 A JP 62326185A JP 32618587 A JP32618587 A JP 32618587A JP H01165469 A JPH01165469 A JP H01165469A
Authority
JP
Japan
Prior art keywords
signal
bus
internal
data
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62326185A
Other languages
Japanese (ja)
Inventor
Shinji Yamashita
山下 信二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62326185A priority Critical patent/JPH01165469A/en
Publication of JPH01165469A publication Critical patent/JPH01165469A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/12Digital output to print unit, e.g. line printer, chain printer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)

Abstract

PURPOSE:To diagnose the functions of a large capacity memory at high speed, by providing an internal ROM, a buffer circuit by which a signal for access to the internal ROM in a printer device is brought into a floating condition, and a connecting mechanism part having an input terminal for externally controlling the buffer circuit and functioning for fetching data from the internal ROM to the exterior. CONSTITUTION:A bus buffer control signal CNT is not applied from an external connecting mechanism part 6, so that bus buffer circuits 1,2 operate as buffers, whereby an address bus signal AB and an enable signal EN are transmitted from a CPU to a memory, while a data bus signal DB is transmitted from the memory to the CPU. The CPU reads data from internal ROMs 3-5 according to an ordinary memory map. At the time of diagnosing the functions of the internal ROMs 3-5, an external diagnosing device is connected to the external connecting mechanism part 6, a control signal is applied to the bus buffer control signal CNT to bring the output side of the bus buffer circuits 1, 2 into a floating condition, thereby enabling address signals A0-An, timing signals CLK0-CLKi and data bus signals D0-Dm to be externally controlled, and data are read from the internal ROMs 3-5.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 装置機能診断方式に関する。[Detailed description of the invention] [Industrial application field] Concerning equipment function diagnosis method.

〔従来の技術〕[Conventional technology]

従来のプリンタ装置機能診断方式は、内蔵されている文
字や記号、漢字に関する情報の診断を行うに際し、プリ
ンタ装置の組込みソフトウェア(以下F/Wと略す)格
納領域に自己診断用ブフグラムを常駐させて内部CPT
Jによりその情報を順次読出し、加算する等の予め定め
られた手順により計算し、その内容の良否を判断すると
いう方式となっていた。
In the conventional printer function diagnosis method, when diagnosing information related to built-in characters, symbols, and kanji, a self-diagnosis program is resident in the printer's built-in software (hereinafter abbreviated as F/W) storage area. Internal CPT
The method used was to read out the information one by one using J, calculate it according to a predetermined procedure such as addition, and judge whether the contents were good or bad.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかしながら、このような上述した従来のプリンタ装置
機能診断方式は、内蔵された大容量メモリの診断を行な
うに際し内部CPUによるメモリ・アクセス方式となっ
ているためF/Wによるコマンド実行の速度での読出し
であるためプリンタ装置に内蔵される文字情報、フォン
ト情報等が多ければ多い程、診断に必要な時間が多くな
るという欠点があった。
However, in the conventional printer function diagnosis method described above, when diagnosing the built-in large-capacity memory, the memory access method is performed by the internal CPU, so reading is performed at the speed of command execution by the F/W. Therefore, there is a drawback that the more character information, font information, etc. that are built into the printer, the more time is required for diagnosis.

〔問題点を解決するための手段〕[Means for solving problems]

本発明のプリンタ装置機能診断方式は、プリンタ装置の
内部回路のメモリをアクセスするための信号をフローテ
ィング状態にするバッファ回路および外バッファ回路を
外部から制御するための入力端子と該メモリからの情報
を外部へ取出す接続機構を有して構成される。
The printer function diagnosis method of the present invention includes a buffer circuit that floats a signal for accessing the memory of the internal circuit of the printer, an input terminal for externally controlling the external buffer circuit, and information from the memory. It is configured with a connection mechanism for taking it out to the outside.

〔実施例〕〔Example〕

次に、本発明の実施例について、図面を参照して説明す
る。
Next, embodiments of the present invention will be described with reference to the drawings.

第1図は本発明の一実施例を示す回路ブロック図である
FIG. 1 is a circuit block diagram showing one embodiment of the present invention.

えるためのパスバッファ回路1と、内部CPUへ伝える
信号をフローティングにするためのパスバッファ回路2
と、内蔵のROMプリンタ装置においては文字、記号、
フォント等の情報を蓄えておくためのメモリである内蔵
ROM3,4.5と、プリンタ装置の内部回路と外部回
路とを接続するための接続機構部6とを含んで構成され
る。
A path buffer circuit 1 for floating the signal transmitted to the internal CPU, and a path buffer circuit 2 for floating the signal transmitted to the internal CPU.
In the built-in ROM printer device, characters, symbols,
It is configured to include built-in ROMs 3, 4.5, which are memories for storing information such as fonts, and a connecting mechanism section 6 for connecting the internal circuit of the printer device and the external circuit.

外部回路との接点信号として、アドレス信号AO〜A 
n s各種のタイミング信号CLKO〜CLKi1バス
バッファ制御信号CNT、データ信号Do〜Dnを有し
ている。アドレスバス信号ABはプリンタ内部CPUと
直結したアドレスバスに供給され、イネーブル信号EN
はメモリの読出しに必要なCPUからの信号であり、デ
ータバス信号DBはCPUと直結したデータバスに供給
される。
Address signals AO to A are used as contact signals with external circuits.
It has various timing signals CLKO to CLKi, bus buffer control signals CNT, and data signals Do to Dn. The address bus signal AB is supplied to an address bus directly connected to the printer's internal CPU, and the enable signal EN
is a signal from the CPU necessary for reading from the memory, and the data bus signal DB is supplied to a data bus directly connected to the CPU.

次に、第1図に示す実施例の動作について、説明する。Next, the operation of the embodiment shown in FIG. 1 will be explained.

プリンタ装置の通常の動作状態においては、外部接続機
構部6からパスバッファ制御信号CNTが印加されてい
ないため、パスバッファ回路1゜2はバッファとして動
作し、アドレスバス信号AB、イネーブル信号ENはC
PUからメモリ方向、データバス信号DBはメモリから
CPU方向報を通常のメモリマツプに従って読み出すこ
とが断を実行する時外部接続機構部6にメモリデバイス
試験器などの外部診断装置(図示省略)を接続し、パス
バッファ制御信号CNTに制御信号を印加し、パスバッ
ファ回路1,2の出力側をフローティング状態にするこ
とによりアドレス信号A O−A n 1各種のタイミ
ング信号CLKO〜う。
In the normal operating state of the printer device, the pass buffer control signal CNT is not applied from the external connection mechanism section 6, so the pass buffer circuit 1-2 operates as a buffer, and the address bus signal AB and enable signal EN are
The data bus signal DB reads the CPU direction information from the memory according to the normal memory map. , by applying a control signal to the pass buffer control signal CNT and setting the output sides of the pass buffer circuits 1 and 2 in a floating state, the address signals AO-A n 1 and various timing signals CLKO to U are generated.

〔発明の効果〕〔Effect of the invention〕

本発明のプリンタ装置機能診断方式は、プリンタ装置の
内部回路のメモリをアクセスするための信号をフローテ
ィング状態にするためのバッファ回路、およびこのバッ
ファ回路を外部から制御するための信号入力端子を有し
、前記メモリをアクセスするための信号をすべて外部診
断装置から供給し、そのデータを外部診断装置に取込め
る回路構成とすることにより、プリンタ装置内に実装さ
れている文字、フォント情報の格納のための大容量メi
りの機能診断を内部回路のCPUの動作速せた高速で実
行でき、さらにデバイスとしての特性であるACパラメ
トリック試験、並列でのDCパラメトリック試験を可能
とし、機能診断の信頼性を高めることができるという効
果がある。
The printer function diagnosis method of the present invention includes a buffer circuit for floating a signal for accessing the memory of the internal circuit of the printer, and a signal input terminal for controlling this buffer circuit from the outside. By supplying all the signals for accessing the memory from an external diagnostic device and having a circuit configuration that can import the data into the external diagnostic device, it is possible to store character and font information implemented in the printer device. large capacity mail
Functional diagnosis can be performed at high speed by increasing the operating speed of the internal circuit's CPU, and AC parametric testing, which is a characteristic of the device, and DC parametric testing in parallel can be performed, increasing the reliability of functional diagnosis. There is an effect.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示す回路ブロック図である
。 スバス信号、EN・・・・・・イネーブル信号、DB・
・・・・・データバス信号、AO〜An・・・・・・ア
ドレス信号、CLKO〜CLKi・・・・・・タイミン
グ信号、C〜T・・・・・・パスバッファ制御信号、D
O〜Dm・・・・・・データ信号。 代理人 弁理士  内 原   音
FIG. 1 is a circuit block diagram showing one embodiment of the present invention. Bus signal, EN...Enable signal, DB・
...Data bus signal, AO - An ...Address signal, CLKO - CLKi ...Timing signal, C - T ...Pass buffer control signal, D
O~Dm...Data signal. Agent Patent Attorney Oto Uchihara

Claims (1)

【特許請求の範囲】[Claims] 内蔵ROMとプリンタ装置の内蔵ROMをアクセスする
信号をフローティング状態にするバッファ回路と、前記
バッファ回路を外部から制御するための入力端子を有し
前記内蔵ROMからの情報を外部へ取出すための接続機
構部とを含むことを特徴とするプリンタ装置機能診断方
式。
a buffer circuit that floats a signal for accessing the built-in ROM and the built-in ROM of the printer device; and a connection mechanism that has an input terminal for controlling the buffer circuit from the outside and takes out information from the built-in ROM to the outside. A method for diagnosing functions of a printer device, comprising:
JP62326185A 1987-12-22 1987-12-22 Function diagnosis for printer device Pending JPH01165469A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62326185A JPH01165469A (en) 1987-12-22 1987-12-22 Function diagnosis for printer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62326185A JPH01165469A (en) 1987-12-22 1987-12-22 Function diagnosis for printer device

Publications (1)

Publication Number Publication Date
JPH01165469A true JPH01165469A (en) 1989-06-29

Family

ID=18184983

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62326185A Pending JPH01165469A (en) 1987-12-22 1987-12-22 Function diagnosis for printer device

Country Status (1)

Country Link
JP (1) JPH01165469A (en)

Similar Documents

Publication Publication Date Title
JP2001167005A (en) Method and circuit for diagnosing memory and semiconductor memory device
JPH0342732A (en) Semiconductor integrated circuit
JPH01165469A (en) Function diagnosis for printer device
US5396611A (en) Microprocessor use in in-circuit emulator having function of discriminating user's space and in-circuit emulator space
JPS6211382B2 (en)
KR860004359A (en) Improved performance memory bus architecture
JP3176144B2 (en) Synchronous static memory
JP2751822B2 (en) Memory control method for FIFO memory device
KR920005294B1 (en) Chip enable signal control circuit of dual port memory device
JPS607529A (en) Buffer memory device
JP4415757B2 (en) Microcomputer system
JP2968636B2 (en) Microcomputer
JP2919357B2 (en) CPU interface circuit
KR950020736A (en) Semiconductor memory
JPH0370055A (en) Semiconductor integrated circuit device
KR920008958B1 (en) Display control apparatus
JPS6167147A (en) Scan-in scan-out system of integrated circuit
KR870003281Y1 (en) Interface circuit
JP3033680B2 (en) Data bus control method
JPH0816507A (en) Peripheral device for ide bus
JPS6117027B2 (en)
JPS62293452A (en) Memory ic diagnosing circuit
JPH06105555B2 (en) RAM circuit
JPH05100894A (en) Lsi with trace memory
JPS61198276A (en) Memory lsi