JPH01155546U - - Google Patents
Info
- Publication number
- JPH01155546U JPH01155546U JP4967088U JP4967088U JPH01155546U JP H01155546 U JPH01155546 U JP H01155546U JP 4967088 U JP4967088 U JP 4967088U JP 4967088 U JP4967088 U JP 4967088U JP H01155546 U JPH01155546 U JP H01155546U
- Authority
- JP
- Japan
- Prior art keywords
- clock
- memory
- data
- writing
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000007257 malfunction Effects 0.000 claims 1
- 230000002265 prevention Effects 0.000 claims 1
- 230000000630 rising effect Effects 0.000 claims 1
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4967088U JPH01155546U (sr) | 1988-04-13 | 1988-04-13 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4967088U JPH01155546U (sr) | 1988-04-13 | 1988-04-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01155546U true JPH01155546U (sr) | 1989-10-25 |
Family
ID=31275757
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4967088U Pending JPH01155546U (sr) | 1988-04-13 | 1988-04-13 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01155546U (sr) |
-
1988
- 1988-04-13 JP JP4967088U patent/JPH01155546U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH01155546U (sr) | ||
JPS617152U (ja) | 同期化回路 | |
JPS617151U (ja) | 同期化回路 | |
JPS5999298U (ja) | ダイナミツクメモリのアクセスタイミング回路 | |
JPS62177122U (sr) | ||
JPS6284231U (sr) | ||
JPH03106600U (sr) | ||
JPS60119138U (ja) | パルス発生回路 | |
JPS60116549U (ja) | 主・従計算機同期装置 | |
JPH0210633U (sr) | ||
JPS60145738U (ja) | 非同期信号とパルス信号の同期回路 | |
JPS62103324U (sr) | ||
JPH0466817U (sr) | ||
JPS63169713U (sr) | ||
JPS59164335U (ja) | パルス発生装置 | |
JPS6387924U (sr) | ||
JPH0298527U (sr) | ||
JPH0238645U (sr) | ||
JPS601037U (ja) | 二者択一回路 | |
JPS60139342U (ja) | 奇数分周回路 | |
JPS6157632U (sr) | ||
JPS6280256U (sr) | ||
JPH0357630U (sr) | ||
JPS619946U (ja) | ト−ン発振回路 | |
JPS6142588U (ja) | メモリ制御回路 |