JP7733673B2 - パルス幅変調制御の同期化 - Google Patents

パルス幅変調制御の同期化

Info

Publication number
JP7733673B2
JP7733673B2 JP2022564500A JP2022564500A JP7733673B2 JP 7733673 B2 JP7733673 B2 JP 7733673B2 JP 2022564500 A JP2022564500 A JP 2022564500A JP 2022564500 A JP2022564500 A JP 2022564500A JP 7733673 B2 JP7733673 B2 JP 7733673B2
Authority
JP
Japan
Prior art keywords
frame
receiver
pwm
synchronization
count
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2022564500A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2021216633A5 (https=
JP2023523428A (ja
JP2023523428A5 (https=
Inventor
サブラフマンヤ ブハラティ アコンディ ラジャ ラグフパティ ヴェンカタラトナ
グナナ サバパティ サム
Original Assignee
テキサス インスツルメンツ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by テキサス インスツルメンツ インコーポレイテッド filed Critical テキサス インスツルメンツ インコーポレイテッド
Publication of JP2023523428A publication Critical patent/JP2023523428A/ja
Publication of JPWO2021216633A5 publication Critical patent/JPWO2021216633A5/ja
Publication of JP2023523428A5 publication Critical patent/JP2023523428A5/ja
Application granted granted Critical
Publication of JP7733673B2 publication Critical patent/JP7733673B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/017—Adjustment of width or dutycycle of pulses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/02—Input circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Inverter Devices (AREA)
JP2022564500A 2020-04-22 2021-04-21 パルス幅変調制御の同期化 Active JP7733673B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202063013694P 2020-04-22 2020-04-22
US63/013,694 2020-04-22
US17/133,403 2020-12-23
US17/133,403 US11264972B2 (en) 2020-04-22 2020-12-23 Synchronizing pulse-width modulation control
PCT/US2021/028288 WO2021216633A1 (en) 2020-04-22 2021-04-21 Synchronizing pulse-width modulation control

Publications (4)

Publication Number Publication Date
JP2023523428A JP2023523428A (ja) 2023-06-05
JPWO2021216633A5 JPWO2021216633A5 (https=) 2024-04-30
JP2023523428A5 JP2023523428A5 (https=) 2024-04-30
JP7733673B2 true JP7733673B2 (ja) 2025-09-03

Family

ID=78222956

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022564500A Active JP7733673B2 (ja) 2020-04-22 2021-04-21 パルス幅変調制御の同期化

Country Status (5)

Country Link
US (3) US11264972B2 (https=)
EP (1) EP4140111A4 (https=)
JP (1) JP7733673B2 (https=)
CN (1) CN115428406A (https=)
WO (1) WO2021216633A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11264972B2 (en) 2020-04-22 2022-03-01 Texas Instruments Incorporated Synchronizing pulse-width modulation control
US11356238B1 (en) * 2021-05-24 2022-06-07 Texas Instruments Incorporated Synchronization between devices for PWM waveforms
TWI782841B (zh) * 2021-12-30 2022-11-01 新唐科技股份有限公司 用於透過脈波調變信號進行控制的電路系統的事件偵測控制器與方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003102131A (ja) 2001-09-20 2003-04-04 Nissin Electric Co Ltd 系統連系用電力変換装置及びその制御方法
WO2008123272A1 (ja) 2007-03-28 2008-10-16 Kabushiki Kaisha Yaskawa Denki 通信装置、同期通信システムおよび同期通信方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4327441A (en) * 1980-03-31 1982-04-27 Texas Instruments Incorporated Method and apparatus for synchronizing and calibrating a receiver to a pulse width modulation transmitter
US6819577B1 (en) * 2003-05-19 2004-11-16 Texas Instruments Incorporated Distributing clock and programming phase shift in multiphase parallelable converters
GB2470591A (en) * 2009-05-29 2010-12-01 Powervation Ltd Pulse width modulation synchronisation of switched mode power converters
US8558632B2 (en) * 2011-09-29 2013-10-15 Microchip Technology Incorporated Repetitive single cycle pulse width modulation generation
US8472213B2 (en) * 2011-09-29 2013-06-25 Microchip Technology Incorporated Extending pulse width modulation phase offset
US8638151B2 (en) * 2011-09-29 2014-01-28 Microchip Technology Incorporated Variable frequency ratiometric multiphase pulse width modulation generation
US8848850B2 (en) * 2012-09-25 2014-09-30 Intel Corporation Pulse width modulation receiver circuitry
US9814106B2 (en) * 2013-10-30 2017-11-07 Apple Inc. Backlight driver chip incorporating a phase lock loop (PLL) with programmable offset/delay and seamless operation
US10046659B2 (en) * 2014-12-19 2018-08-14 Qualcomm Incorporated Systems, apparatus and method for adaptive wireless power transfer
FR3035556B1 (fr) * 2015-04-24 2017-04-21 Continental Automotive France Procede de synchronisation de circuits de commande a commutation commandes par signaux de commande mli
US11264972B2 (en) * 2020-04-22 2022-03-01 Texas Instruments Incorporated Synchronizing pulse-width modulation control
US11356238B1 (en) * 2021-05-24 2022-06-07 Texas Instruments Incorporated Synchronization between devices for PWM waveforms

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003102131A (ja) 2001-09-20 2003-04-04 Nissin Electric Co Ltd 系統連系用電力変換装置及びその制御方法
WO2008123272A1 (ja) 2007-03-28 2008-10-16 Kabushiki Kaisha Yaskawa Denki 通信装置、同期通信システムおよび同期通信方法

Also Published As

Publication number Publication date
WO2021216633A1 (en) 2021-10-28
US20210336608A1 (en) 2021-10-28
EP4140111A4 (en) 2023-11-01
JP2023523428A (ja) 2023-06-05
US11901901B2 (en) 2024-02-13
EP4140111A1 (en) 2023-03-01
CN115428406A (zh) 2022-12-02
US20220271739A1 (en) 2022-08-25
US20230170883A1 (en) 2023-06-01
US11264972B2 (en) 2022-03-01
US11558038B2 (en) 2023-01-17

Similar Documents

Publication Publication Date Title
US11901901B2 (en) Synchronizing pulse-width modulation control
EP2408110B1 (en) Power layer generation of inverter gate drive signals
CN102130640A (zh) 多轴同步伺服驱动系统及其同步控制方法
CN202094830U (zh) 多轴同步伺服驱动系统
CN106464559A (zh) 用于分布式控制系统的高速嵌入式协议
EP2005308A2 (en) Method and system for i2c clock generation
CN111052006A (zh) 控制装置以及控制方法
JP2018520396A (ja) モーション関連コントロールシステムの集中ネットワーク構成
US11888585B2 (en) Method for operating a network participant in an automation communication network
Mitrovic et al. Real-time network protocol for gate driver communication and control
JP6587566B2 (ja) 半導体装置
JP5107704B2 (ja) バスシステムの制御方法、バスシステムの装置およびバスシステム
EP4024157A1 (en) Clock distribution and alignment using a common trace
GB2586496A (en) Method and apparatus for synchronisation and data transmission
EP1573574B1 (en) Synchronisation of semi-synchronous processing elements
WO2007001755A1 (en) Fast two wire interface and protocol for transferring data
JP4190217B2 (ja) クロック生成装置及びオーディオデータ処理装置
Jin et al. Implemention BiSS communication of encoder system without slave module
GB2376856A (en) Signal processing system that adds stuff bits to make variable length data stream into integer multiple of byte length
CN119047001A (zh) 一种puf生成电路、芯片和电子设备
KR100622943B1 (ko) 자동적으로 타이밍 스펙 제어가 가능한 컨트롤러 및 그타이밍 스펙 제어방법
SU847310A1 (ru) Устройство дл синхронизации системыОбМЕНА иНфОРМАциЕй
WO2022264201A1 (ja) 制御・監視信号伝送システム

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240417

A625 Written request for application examination (by other person)

Free format text: JAPANESE INTERMEDIATE CODE: A625

Effective date: 20240417

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250219

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20250219

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20250519

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250707

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250723

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250822

R150 Certificate of patent or registration of utility model

Ref document number: 7733673

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150