JP7652341B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP7652341B2 JP7652341B2 JP2024524204A JP2024524204A JP7652341B2 JP 7652341 B2 JP7652341 B2 JP 7652341B2 JP 2024524204 A JP2024524204 A JP 2024524204A JP 2024524204 A JP2024524204 A JP 2024524204A JP 7652341 B2 JP7652341 B2 JP 7652341B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- semiconductor substrate
- manufacturing
- semiconductor device
- carbon concentration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/141—Anode or cathode regions of thyristors; Collector or emitter regions of gated bipolar-mode devices, e.g. of IGBTs
- H10D62/142—Anode regions of thyristors or collector regions of gated bipolar-mode devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/01—Manufacture or treatment
- H10D8/045—Manufacture or treatment of PN junction diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/422—PN diodes having the PN junctions in mesas
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/21—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/50—Physical imperfections
- H10D62/53—Physical imperfections the imperfections being within the semiconductor body
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
Landscapes
- Electrodes Of Semiconductors (AREA)
- Bipolar Transistors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022087328 | 2022-05-30 | ||
| JP2022087328 | 2022-05-30 | ||
| PCT/JP2023/013842 WO2023233802A1 (ja) | 2022-05-30 | 2023-04-03 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2023233802A1 JPWO2023233802A1 (https=) | 2023-12-07 |
| JP7652341B2 true JP7652341B2 (ja) | 2025-03-27 |
Family
ID=89026224
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024524204A Active JP7652341B2 (ja) | 2022-05-30 | 2023-04-03 | 半導体装置の製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20240282845A1 (https=) |
| JP (1) | JP7652341B2 (https=) |
| CN (1) | CN118160101A (https=) |
| DE (1) | DE112023000231T5 (https=) |
| WO (1) | WO2023233802A1 (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2024098458A (ja) * | 2023-01-10 | 2024-07-23 | 富士電機株式会社 | 半導体装置 |
| CN118675992A (zh) * | 2024-06-19 | 2024-09-20 | 陕西华茂半导体科技有限公司 | 一种具有高浪涌能力rc-igbt的制造方法及器件 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006352101A (ja) | 2005-05-20 | 2006-12-28 | Toyota Motor Corp | 半導体装置及びその製造方法 |
| WO2016204227A1 (ja) | 2015-06-17 | 2016-12-22 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| WO2017047276A1 (ja) | 2015-09-16 | 2017-03-23 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| WO2020100997A1 (ja) | 2018-11-16 | 2020-05-22 | 富士電機株式会社 | 半導体装置および製造方法 |
| WO2021125140A1 (ja) | 2019-12-17 | 2021-06-24 | 富士電機株式会社 | 半導体装置 |
| WO2021125064A1 (ja) | 2019-12-18 | 2021-06-24 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102014116666B4 (de) | 2014-11-14 | 2022-04-21 | Infineon Technologies Ag | Ein Verfahren zum Bilden eines Halbleiterbauelements |
| JP6406452B2 (ja) | 2015-06-30 | 2018-10-17 | 富士電機株式会社 | 半導体装置及びその製造方法 |
-
2023
- 2023-04-03 JP JP2024524204A patent/JP7652341B2/ja active Active
- 2023-04-03 WO PCT/JP2023/013842 patent/WO2023233802A1/ja not_active Ceased
- 2023-04-03 DE DE112023000231.2T patent/DE112023000231T5/de active Pending
- 2023-04-03 CN CN202380014196.7A patent/CN118160101A/zh active Pending
-
2024
- 2024-04-25 US US18/646,397 patent/US20240282845A1/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006352101A (ja) | 2005-05-20 | 2006-12-28 | Toyota Motor Corp | 半導体装置及びその製造方法 |
| WO2016204227A1 (ja) | 2015-06-17 | 2016-12-22 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| WO2017047276A1 (ja) | 2015-09-16 | 2017-03-23 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| WO2020100997A1 (ja) | 2018-11-16 | 2020-05-22 | 富士電機株式会社 | 半導体装置および製造方法 |
| WO2021125140A1 (ja) | 2019-12-17 | 2021-06-24 | 富士電機株式会社 | 半導体装置 |
| WO2021125064A1 (ja) | 2019-12-18 | 2021-06-24 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| DE112023000231T5 (de) | 2024-07-18 |
| WO2023233802A1 (ja) | 2023-12-07 |
| US20240282845A1 (en) | 2024-08-22 |
| JPWO2023233802A1 (https=) | 2023-12-07 |
| CN118160101A (zh) | 2024-06-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110970491B (zh) | 场终止绝缘栅双极型晶体管中的背侧掺杂激活 | |
| US20090008650A1 (en) | Field-effect transistor and thyristor | |
| JP5687128B2 (ja) | 半導体装置およびその製造方法 | |
| JPWO2012032735A1 (ja) | 半導体装置およびその製造方法 | |
| JP6621925B2 (ja) | 半導体装置及びその製造方法 | |
| JP7652341B2 (ja) | 半導体装置の製造方法 | |
| CN115810629B (zh) | 半导体装置 | |
| US7759711B2 (en) | Semiconductor device with substrate having increased resistance due to lattice defect and method for fabricating the same | |
| WO2010050130A1 (ja) | 半導体装置及びその製造方法 | |
| JP4746927B2 (ja) | 半導体装置の製造方法 | |
| US20240072152A1 (en) | Method of manufacturing semiconductor device | |
| US6649981B2 (en) | High breakdown voltage semiconductor device | |
| JP7754465B2 (ja) | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 | |
| CN104051524B (zh) | 半导体器件 | |
| CN114447097B (zh) | 半导体装置 | |
| JP2022002290A (ja) | 半導体装置 | |
| US11621321B2 (en) | Semiconductor device | |
| JP2023062606A (ja) | 半導体装置および半導体装置の製造方法 | |
| US12615794B2 (en) | Semiconductor device and method of manufacturing the same | |
| WO2025126658A1 (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2024042642A (ja) | 半導体装置及びその製造方法 | |
| JP2025030512A (ja) | 半導体装置 | |
| CN120897485A (zh) | 一种氧化镓垂直沟槽mosfet器件及其制备方法 | |
| JPH10289999A (ja) | 絶縁ゲート型サイリスタ | |
| JP2009152522A (ja) | 半導体装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20240430 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20250212 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20250225 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7652341 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |