JP7638438B2 - 設計支援装置、学習装置、および学習済モデル - Google Patents

設計支援装置、学習装置、および学習済モデル Download PDF

Info

Publication number
JP7638438B2
JP7638438B2 JP2024506065A JP2024506065A JP7638438B2 JP 7638438 B2 JP7638438 B2 JP 7638438B2 JP 2024506065 A JP2024506065 A JP 2024506065A JP 2024506065 A JP2024506065 A JP 2024506065A JP 7638438 B2 JP7638438 B2 JP 7638438B2
Authority
JP
Japan
Prior art keywords
information
integrated circuit
package
circuit board
electronic circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2024506065A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2023171412A1 (https=
JPWO2023171412A5 (ja
Inventor
和博 小林
哲 石坂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of JPWO2023171412A1 publication Critical patent/JPWO2023171412A1/ja
Publication of JPWO2023171412A5 publication Critical patent/JPWO2023171412A5/ja
Application granted granted Critical
Publication of JP7638438B2 publication Critical patent/JP7638438B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/20—Design optimisation, verification or simulation
    • G06F30/27—Design optimisation, verification or simulation using machine learning, e.g. artificial intelligence, neural networks, support vector machines [SVM] or training a model
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00—Details relating to the type of the circuit
    • G06F2115/12—Printed circuit boards [PCB] or multi-chip modules [MCM]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Evolutionary Computation (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Artificial Intelligence (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Medical Informatics (AREA)
  • Software Systems (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2024506065A 2022-03-08 2023-02-24 設計支援装置、学習装置、および学習済モデル Active JP7638438B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022035197 2022-03-08
JP2022035197 2022-03-08
PCT/JP2023/006699 WO2023171412A1 (ja) 2022-03-08 2023-02-24 設計支援装置、および学習装置

Publications (3)

Publication Number Publication Date
JPWO2023171412A1 JPWO2023171412A1 (https=) 2023-09-14
JPWO2023171412A5 JPWO2023171412A5 (ja) 2024-09-24
JP7638438B2 true JP7638438B2 (ja) 2025-03-03

Family

ID=87935125

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024506065A Active JP7638438B2 (ja) 2022-03-08 2023-02-24 設計支援装置、学習装置、および学習済モデル

Country Status (3)

Country Link
US (1) US20250117565A1 (https=)
JP (1) JP7638438B2 (https=)
WO (1) WO2023171412A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2025088439A1 (ja) * 2023-10-24 2025-05-01 株式会社半導体エネルギー研究所 情報処理システム、及び情報処理方法
JP7827357B2 (ja) * 2024-07-23 2026-03-10 Ｎｅｃプラットフォームズ株式会社 処理装置、処理方法、およびプログラム

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002171099A (ja) 2000-12-04 2002-06-14 Matsushita Electric Ind Co Ltd 回路基板の実装品質チェック方法及びその装置
WO2015136987A1 (ja) 2014-03-11 2015-09-17 株式会社日立製作所 組立順序生成装置および組立順序生成方法
JP2021105802A (ja) 2019-12-26 2021-07-26 株式会社マネーフォワード 画像処理システム、画像処理方法、及び画像処理プログラム
WO2022003919A1 (ja) 2020-07-02 2022-01-06 ヤマハ発動機株式会社 検査データ作成方法、検査データ作成装置および検査装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3783290B2 (ja) * 1996-08-13 2006-06-07 富士通株式会社 部品種別自動判別装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002171099A (ja) 2000-12-04 2002-06-14 Matsushita Electric Ind Co Ltd 回路基板の実装品質チェック方法及びその装置
WO2015136987A1 (ja) 2014-03-11 2015-09-17 株式会社日立製作所 組立順序生成装置および組立順序生成方法
JP2021105802A (ja) 2019-12-26 2021-07-26 株式会社マネーフォワード 画像処理システム、画像処理方法、及び画像処理プログラム
WO2022003919A1 (ja) 2020-07-02 2022-01-06 ヤマハ発動機株式会社 検査データ作成方法、検査データ作成装置および検査装置

Also Published As

Publication number Publication date
JPWO2023171412A1 (https=) 2023-09-14
WO2023171412A1 (ja) 2023-09-14
US20250117565A1 (en) 2025-04-10

Similar Documents

Publication Publication Date Title
JP7638438B2 (ja) 設計支援装置、学習装置、および学習済モデル
CN109426698B (zh) 预测半导体集成电路良率的装置和半导体器件的制造方法
JP5823744B2 (ja) 超小型装置の設計方法および設計ツール
US9026953B2 (en) Compression method and system for use with multi-patterning
US7957150B2 (en) Support method and apparatus for printed circuit board
CN106055724B (zh) 设计半导体器件、制造器件的系统以及使用系统的方法
CN104077429A (zh) 在多重图案化光刻期间用于冲突检测的eda工具和方法
US20090222783A1 (en) Integrated circuit (ic) design method, system and program product
JP2008224315A (ja) テストパターン生成装置およびテストパターン生成方法
JP2007052591A (ja) 半導体集積回路の電源電圧分布シミュレーション方法およびシミュレーションプログラム
CN109841532A (zh) 制造半导体装置的方法
US8375346B2 (en) Method and apparatus for laying out power wiring of semiconductor
US10860774B2 (en) Methodology for pattern density optimization
US7398499B2 (en) Method of searching paths suffering from the electrostatic discharge in the process of an integrated circuit design
US10896283B1 (en) Noise-based optimization for integrated circuit design
WO2014106040A1 (en) Pattern-based power-and-ground (pg) routing and via creation
US20100023897A1 (en) Property-Based Classification In Electronic Design Automation
US20060259882A1 (en) System and method for manipulating an integrated circuit layout
US12353817B2 (en) Pcell verification
JP6805632B2 (ja) 設計予測装置、設計予測プログラムおよび設計予測方法
US20050050488A1 (en) System and method for determining a highest level signal name in a hierarchical VLSI design
US20080209367A1 (en) Reliability design method
US20260080142A1 (en) Layout placement method, integrated circuit design method including the same, and integrated circuit design system
US20250005321A1 (en) Multi-branch neural networks for defect predictions in integrated circuit (ic) designs
JP5872273B2 (ja) 閾値テーブルの作成方法、クロストーク解析の悲観性削減方法、クロストーク解析方法、及びクロストーク解析プログラム

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240712

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240712

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250121

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250218

R150 Certificate of patent or registration of utility model

Ref document number: 7638438

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150