JP7481937B2 - 平坦化方法、平坦化装置及び物品製造方法 - Google Patents

平坦化方法、平坦化装置及び物品製造方法 Download PDF

Info

Publication number
JP7481937B2
JP7481937B2 JP2020126728A JP2020126728A JP7481937B2 JP 7481937 B2 JP7481937 B2 JP 7481937B2 JP 2020126728 A JP2020126728 A JP 2020126728A JP 2020126728 A JP2020126728 A JP 2020126728A JP 7481937 B2 JP7481937 B2 JP 7481937B2
Authority
JP
Japan
Prior art keywords
chuck
superstrate
zones
substrate
lands
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020126728A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021034723A (ja
JP2021034723A5 (enExample
Inventor
ビュン-ジン チョイ
ジェイ バーメスバーガー セス
イム セヒュン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of JP2021034723A publication Critical patent/JP2021034723A/ja
Publication of JP2021034723A5 publication Critical patent/JP2021034723A5/ja
Application granted granted Critical
Publication of JP7481937B2 publication Critical patent/JP7481937B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68785Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70691Handling of masks or workpieces
    • G03F7/707Chucks, e.g. chucking or un-chucking operations or structural details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6838Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping with gripping and holding devices using a vacuum; Bernoulli devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24BMACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B37/00Lapping machines or devices; Accessories
    • B24B37/27Work carriers
    • B24B37/30Work carriers for single side lapping of plane surfaces
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0002Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/31051Planarisation of the insulating layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/31058After-treatment of organic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67132Apparatus for placing on an insulating substrate, e.g. tape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Micromachines (AREA)
  • Auxiliary Devices For And Details Of Packaging Control (AREA)
JP2020126728A 2019-08-15 2020-07-27 平坦化方法、平坦化装置及び物品製造方法 Active JP7481937B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/542,062 US11145535B2 (en) 2019-08-15 2019-08-15 Planarization process, apparatus and method of manufacturing an article
US16/542,062 2019-08-15

Publications (3)

Publication Number Publication Date
JP2021034723A JP2021034723A (ja) 2021-03-01
JP2021034723A5 JP2021034723A5 (enExample) 2023-06-01
JP7481937B2 true JP7481937B2 (ja) 2024-05-13

Family

ID=74568188

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020126728A Active JP7481937B2 (ja) 2019-08-15 2020-07-27 平坦化方法、平坦化装置及び物品製造方法

Country Status (4)

Country Link
US (1) US11145535B2 (enExample)
JP (1) JP7481937B2 (enExample)
KR (1) KR102815060B1 (enExample)
TW (1) TWI772838B (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11875967B2 (en) * 2020-05-21 2024-01-16 Applied Materials, Inc. System apparatus and method for enhancing electrical clamping of substrates using photo-illumination
US11538714B2 (en) 2020-05-21 2022-12-27 Applied Materials, Inc. System apparatus and method for enhancing electrical clamping of substrates using photo-illumination
KR20220124090A (ko) * 2021-03-02 2022-09-13 캐논 가부시끼가이샤 척, 기판 유지장치, 기판 처리장치, 및 물품의 제조방법
JP7778482B2 (ja) * 2021-03-02 2025-12-02 キヤノン株式会社 チャック、基板保持装置、基板処理装置、及び物品の製造方法
CN115008025B (zh) * 2021-03-04 2024-05-03 鑫天虹(厦门)科技有限公司 基板及半导体磊晶结构的雷射分离方法
US12027373B2 (en) 2021-05-28 2024-07-02 Canon Kabushiki Kaisha Planarization process, planarization system, and method of manufacturing an article
US12138747B2 (en) 2022-05-19 2024-11-12 Canon Kabushiki Kaisha Planarization process, apparatus and method of manufacturing an article
WO2024049719A2 (en) * 2022-08-29 2024-03-07 Rajeev Bajaj Advanced fluid delivery

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012532448A (ja) 2009-07-02 2012-12-13 モレキュラー・インプリンツ・インコーポレーテッド 引っ込んだ支持特徴部を有するチャッキングシステム
JP2017162987A (ja) 2016-03-09 2017-09-14 日本特殊陶業株式会社 真空吸着部材および真空吸着方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3106499B2 (ja) * 1990-11-30 2000-11-06 株式会社ニコン 露光装置
JPH0851143A (ja) * 1992-07-20 1996-02-20 Nikon Corp 基板保持装置
US5923408A (en) * 1996-01-31 1999-07-13 Canon Kabushiki Kaisha Substrate holding system and exposure apparatus using the same
JPH10242255A (ja) * 1997-02-28 1998-09-11 Kyocera Corp 真空吸着装置
TW524873B (en) 1997-07-11 2003-03-21 Applied Materials Inc Improved substrate supporting apparatus and processing chamber
US7790231B2 (en) * 2003-07-10 2010-09-07 Brewer Science Inc. Automated process and apparatus for planarization of topographical surfaces
JP3894562B2 (ja) * 2003-10-01 2007-03-22 キヤノン株式会社 基板吸着装置、露光装置およびデバイス製造方法
JP4739039B2 (ja) * 2006-01-31 2011-08-03 住友大阪セメント株式会社 静電チャック装置
US8336188B2 (en) * 2008-07-17 2012-12-25 Formfactor, Inc. Thin wafer chuck
JP2010067796A (ja) * 2008-09-11 2010-03-25 Canon Inc インプリント装置
WO2012083578A1 (zh) 2010-12-22 2012-06-28 青岛理工大学 整片晶圆纳米压印的装置和方法.
USRE48429E1 (en) * 2013-05-23 2021-02-09 Nikon Corporation Substrate holding method, substrate holding apparatus, exposure apparatus and exposure method
WO2015070054A1 (en) * 2013-11-08 2015-05-14 Canon Nanotechnologies, Inc. Low contact imprint lithography template chuck system for improved overlay correction
US11104057B2 (en) 2015-12-11 2021-08-31 Canon Kabushiki Kaisha Imprint apparatus and method of imprinting a partial field
EP3433875B1 (de) * 2016-03-22 2022-05-04 EV Group E. Thallner GmbH Verfahren zum bonden von substraten
JP6818351B2 (ja) * 2017-04-14 2021-01-20 サムコ株式会社 ウエハ処理装置
CN109390268B (zh) * 2017-08-10 2023-02-24 台湾积体电路制造股份有限公司 具有微粒凹口的夹盘的晶圆台、处理工具与使用晶圆台的方法
US11126083B2 (en) * 2018-01-24 2021-09-21 Canon Kabushiki Kaisha Superstrate and a method of using the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012532448A (ja) 2009-07-02 2012-12-13 モレキュラー・インプリンツ・インコーポレーテッド 引っ込んだ支持特徴部を有するチャッキングシステム
JP2017162987A (ja) 2016-03-09 2017-09-14 日本特殊陶業株式会社 真空吸着部材および真空吸着方法

Also Published As

Publication number Publication date
KR20210020795A (ko) 2021-02-24
US11145535B2 (en) 2021-10-12
JP2021034723A (ja) 2021-03-01
TW202109735A (zh) 2021-03-01
US20210050245A1 (en) 2021-02-18
TWI772838B (zh) 2022-08-01
KR102815060B1 (ko) 2025-06-02

Similar Documents

Publication Publication Date Title
JP7481937B2 (ja) 平坦化方法、平坦化装置及び物品製造方法
JP7495949B2 (ja) 平坦化方法、物品を製造する装置および方法
JP7713064B2 (ja) 方法、平坦化システム、および物品の製造方法
US12283522B2 (en) Planarization apparatus, planarization process, and method of manufacturing an article
US11776840B2 (en) Superstrate chuck, method of use, and method of manufacturing an article
US12138747B2 (en) Planarization process, apparatus and method of manufacturing an article
KR20230043723A (ko) 표면 성형 방법, 성형 시스템, 및 물품 제조 방법

Legal Events

Date Code Title Description
RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20210103

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210113

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230524

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20230524

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20240229

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20240329

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20240426

R150 Certificate of patent or registration of utility model

Ref document number: 7481937

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150