JP7060814B2 - 半導体集積回路装置 - Google Patents
半導体集積回路装置 Download PDFInfo
- Publication number
- JP7060814B2 JP7060814B2 JP2019565666A JP2019565666A JP7060814B2 JP 7060814 B2 JP7060814 B2 JP 7060814B2 JP 2019565666 A JP2019565666 A JP 2019565666A JP 2019565666 A JP2019565666 A JP 2019565666A JP 7060814 B2 JP7060814 B2 JP 7060814B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- bottom region
- cell
- wiring
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 32
- 239000000758 substrate Substances 0.000 claims description 27
- 239000002070 nanowire Substances 0.000 claims description 16
- 239000010410 layer Substances 0.000 description 18
- 229910021332 silicide Inorganic materials 0.000 description 14
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical group [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 14
- 238000004519 manufacturing process Methods 0.000 description 13
- 239000002184 metal Substances 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 10
- CIWBSHSKHKDKBQ-JLAZNSOCSA-N Ascorbic acid Chemical compound OC[C@H](O)[C@H]1OC(=O)C(O)=C1O CIWBSHSKHKDKBQ-JLAZNSOCSA-N 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 230000007261 regionalization Effects 0.000 description 7
- 230000006870 function Effects 0.000 description 5
- 102100036285 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Human genes 0.000 description 4
- 101000875403 Homo sapiens 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Proteins 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 229910005883 NiSi Inorganic materials 0.000 description 3
- 229910008484 TiSi Inorganic materials 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- VLJQDHDVZJXNQL-UHFFFAOYSA-N 4-methyl-n-(oxomethylidene)benzenesulfonamide Chemical compound CC1=CC=C(S(=O)(=O)N=C=O)C=C1 VLJQDHDVZJXNQL-UHFFFAOYSA-N 0.000 description 2
- 229910019001 CoSi Inorganic materials 0.000 description 2
- 229910008812 WSi Inorganic materials 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 230000003915 cell function Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910021340 platinum monosilicide Inorganic materials 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 229910015890 BF2 Inorganic materials 0.000 description 1
- -1 Cu-arroy Inorganic materials 0.000 description 1
- 229910016006 MoSi Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 229910010038 TiAl Inorganic materials 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78642—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Description
図1~図3は第1実施形態に係るタップセルのレイアウト構造の例を示す図であり、図1は平面図、図2(a),(b)は層別の平面図、図3(a)~(c)は断面図である。具体的には、図2(a)はVNWおよびその下の層を示し、図2(b)はVNWよりも上の層を示す。図3(a)は図1の平面視縦方向の断面図、図3(b)~(c)は図1の平面視横方向の断面図であり、図3(a)は線X1-X1’の断面、図3(b)は線Y1-Y1’の断面、図3(c)は線Y2-Y2’の断面である。
図4は第1実施形態に係るタップセルを用いた回路ブロックのレイアウトの一例を示す平面図である。図4に示す回路ブロックでは、複数のセルCがX方向に並ぶ複数のセル列CR1,CR2,CR3が、Y方向に並べて配置されている。複数のセルCの中で、TAP11,TAP12はタップセルであり、上述のレイアウト構造を有する。他のセルC(図4では、3入力NANDセルND3としている)は、VNW FETを含むレイアウト構造を有している。セル列CR1のY方向における両側に、X方向に延びる電源配線VDD1,VSS1が配置されている。セル列CR2のY方向における両側に、X方向に延びる電源配線VSS2,VDD2が配置されている。セル列CR3のY方向における両側に、X方向に延びる電源配線VDD3,VSS3が配置されている。電源配線VSS1,VSS2,VSS3は電源電圧VSSを供給し、電源配線VDD1,VDD2,VDD3は電源電圧VDDを供給する。
図5~図7は第2実施形態に係るタップセルのレイアウト構造の例を示す図であり、図5は平面図、図6(a),(b)は層別の平面図、図7(a)~(d)は断面図である。具体的には、図6(a)はVNWおよびその下の層を示し、図6(b)はVNWよりも上の層を示す。図7(a)~(b)は図5の平面視縦方向の断面図、図7(c)~(d)は図5の平面視横方向の断面図であり、図7(a)は線X1-X1’の断面、図7(b)は線X2-X2’の断面、図7(c)は線Y1-Y1’の断面、図7(d)は線Y2-Y2’の断面である。
図8は第2実施形態に係るタップセルを用いた回路ブロックのレイアウトの一例を示す平面図である。図8に示す回路ブロックでは、複数のセルCがX方向に並ぶ複数のセル列CR1,CR2,CR3が、Y方向に並べて配置されている。複数のセルCの中で、TAP21,TAP22はタップセルであり、上述のレイアウト構造を有している。他のセルC(図8では、2入力NANDセルND2としている)は、VNW FETを含むレイアウト構造を有している。複数のセル列CR1,CR2,CR3のY方向における両側に、X方向に延びる電源配線VDD1,VSS1,VDD2,VSS2が配置されている。電源配線VSS1,VSS2は電源電圧VSSを供給し、電源配線VDD1,VDD2は電源電圧VDDを供給する。
図9は図8の下部を拡大した図である。図9において、P型形成部は、P型ボトム領域をパタン形成する範囲であり、N型形成部は、N型ボトム領域をパタン形成する範囲である。図9から分かるように、タップセルTAP22におけるN型ボトム領域111を形成するためのN型形成部は、広いP型形成部の中に、飛び地のように位置している。また、タップセルTAP22におけるP型ボトム領域112を形成するためのP型形成部は、広いN型形成部の中に、飛び地のように位置している。このような配置では、P型形成部およびN型形成部に狭小部が生じ(図9に矢印で示した部分)、パタン形成が困難になる。また、N型ボトム領域111を形成するためのN型形成部、および、P型ボトム領域112を形成するためのP型形成部自体も小さいので、この点においてもパタン形成が困難になる。本実施形態では、このような課題を解決し、パタン形成が容易になるタップセルのレイアウト構造を提供する。
(その1)
上述したレイアウト構造の例では、VNWの平面形状は円形であるものとしたが、VNWの平面形状は円形に限られるものではない。例えば、矩形、長円形などであってもかまわない。なお、VNWの平面形状を長円形のように一方向に長く延びる形状である場合には、延びる方向は同一であるのが好ましい。また、端の位置はそろっていることが好ましい。
上述したレイアウト構造の例では、VNW FETおよび擬似VNW FETについては、2個のVNWによって構成するものとしたが、VNW FETおよび擬似VNW FETを構成するVNWの個数はこれに限られるものではない。
12 ボトム領域
111 ボトム領域
112 ボトム領域
131,132 ローカル配線(接続配線)
133,134 ローカル配線(接続配線)
211 ボトム領域
212 ボトム領域
231,232 ローカル配線(接続配線)
233,234 ローカル配線(接続配線)
P1~P4 トランジスタ、擬似トランジスタ
N1~N4 トランジスタ、擬似トランジスタ
VDD 電源配線、電源電圧
VSS 電源配線、電源電圧
Claims (5)
- VNW(Vertical Nanowire:縦型ナノワイヤ) FETを備えた半導体集積回路装置であって、
第1スタンダードセルを備え、
前記第1スタンダードセルは、
第1方向に延び、第1電源電圧を供給する第1電源配線と、
第1導電型のウェルまたは基板の上部に形成された、前記第1導電型の第1ボトム領域とを備え、
前記第1ボトム領域は、平面視で前記第1電源配線と重なりを有しており、かつ、前記第1電源配線と接続されている
ことを特徴とする半導体集積回路装置。 - 請求項1記載の半導体集積回路装置において、
前記第1スタンダードセルは、
ボトムが前記第1ボトム領域と接続された、少なくとも1つの第1擬似VNW FETを備える
ことを特徴とする半導体集積回路装置。 - 請求項1記載の半導体集積回路装置において、
前記第1スタンダードセルは、
前記第1方向に延び、第2電源電圧を供給する第2電源配線と、
第2導電型のウェルまたは基板の上部に形成された、前記第2導電型の第2ボトム領域とを備え、
前記第2ボトム領域は、平面視で前記第2電源配線と重なりを有しており、かつ、前記第2電源配線と接続されている
ことを特徴とする半導体集積回路装置。 - 請求項3記載の半導体集積回路装置において、
前記第1スタンダードセルは、
ボトムが前記第2ボトム領域と接続された、少なくとも1つの第2擬似VNW FETを備える
ことを特徴とする半導体集積回路装置。 - 請求項3記載の半導体集積回路装置において、
前記第1ボトム領域と前記第2ボトム領域とは、前記第1方向における位置とサイズが同一である
ことを特徴とする半導体集積回路装置。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2018/001655 WO2019142333A1 (ja) | 2018-01-19 | 2018-01-19 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2019142333A1 JPWO2019142333A1 (ja) | 2021-01-07 |
JP7060814B2 true JP7060814B2 (ja) | 2022-04-27 |
Family
ID=67301623
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019565666A Active JP7060814B2 (ja) | 2018-01-19 | 2018-01-19 | 半導体集積回路装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US11296230B2 (ja) |
JP (1) | JP7060814B2 (ja) |
CN (1) | CN111587484A (ja) |
WO (1) | WO2019142333A1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2019225314A1 (ja) * | 2018-05-22 | 2021-06-10 | 株式会社ソシオネクスト | 半導体集積回路装置 |
US20220037365A1 (en) * | 2020-07-28 | 2022-02-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit device, method, and system |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005340461A (ja) | 2004-05-26 | 2005-12-08 | Sharp Corp | 半導体集積回路装置 |
WO2011077664A1 (ja) | 2009-12-25 | 2011-06-30 | パナソニック株式会社 | 半導体装置 |
US20160063163A1 (en) | 2014-08-26 | 2016-03-03 | Synopsys, Inc. | Arrays with compact series connection for vertical nanowires realizations |
US20170213814A1 (en) | 2016-01-22 | 2017-07-27 | Arm Limited | Implant Structure for Area Reduction |
JP2017525160A (ja) | 2014-06-12 | 2017-08-31 | ピイディエフ・ソリューションズ・インコーポレーテッド | フィラーセル、タップセル、デキャップセル、スクライブライン及び/又はダミーフィル並びにこれらを内包する製品ICチップのために使用されるはずの領域への、IC試験構造体及び/又はeビーム標的パッドの日和見的配置 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008171977A (ja) * | 2007-01-11 | 2008-07-24 | Matsushita Electric Ind Co Ltd | 半導体集積回路のレイアウト構造 |
JP2011134838A (ja) * | 2009-12-24 | 2011-07-07 | Renesas Electronics Corp | 半導体装置 |
JP6281571B2 (ja) | 2013-08-28 | 2018-02-21 | 株式会社ソシオネクスト | 半導体集積回路装置 |
US9690892B2 (en) | 2014-07-14 | 2017-06-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Masks based on gate pad layout patterns of standard cell having different gate pad pitches |
CN111587483A (zh) * | 2018-01-12 | 2020-08-25 | 株式会社索思未来 | 半导体集成电路装置 |
-
2018
- 2018-01-19 WO PCT/JP2018/001655 patent/WO2019142333A1/ja active Application Filing
- 2018-01-19 JP JP2019565666A patent/JP7060814B2/ja active Active
- 2018-01-19 CN CN201880086042.8A patent/CN111587484A/zh not_active Withdrawn
-
2020
- 2020-07-17 US US16/931,693 patent/US11296230B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005340461A (ja) | 2004-05-26 | 2005-12-08 | Sharp Corp | 半導体集積回路装置 |
WO2011077664A1 (ja) | 2009-12-25 | 2011-06-30 | パナソニック株式会社 | 半導体装置 |
JP2017525160A (ja) | 2014-06-12 | 2017-08-31 | ピイディエフ・ソリューションズ・インコーポレーテッド | フィラーセル、タップセル、デキャップセル、スクライブライン及び/又はダミーフィル並びにこれらを内包する製品ICチップのために使用されるはずの領域への、IC試験構造体及び/又はeビーム標的パッドの日和見的配置 |
US20160063163A1 (en) | 2014-08-26 | 2016-03-03 | Synopsys, Inc. | Arrays with compact series connection for vertical nanowires realizations |
US20170213814A1 (en) | 2016-01-22 | 2017-07-27 | Arm Limited | Implant Structure for Area Reduction |
Also Published As
Publication number | Publication date |
---|---|
US20200350439A1 (en) | 2020-11-05 |
US11296230B2 (en) | 2022-04-05 |
WO2019142333A1 (ja) | 2019-07-25 |
CN111587484A (zh) | 2020-08-25 |
JPWO2019142333A1 (ja) | 2021-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI677986B (zh) | 半導體裝置 | |
US7989846B2 (en) | Semiconductor device with three-dimensional field effect transistor structure | |
JP7032668B2 (ja) | 半導体集積回路装置 | |
US11257826B2 (en) | Semiconductor integrated circuit device | |
US11152346B2 (en) | Semiconductor integrated circuit device including capacitive element using vertical nanowire field effect transistors | |
US11309248B2 (en) | Semiconductor integrated circuit device | |
US20210320065A1 (en) | Semiconductor integrated circuit device | |
US20220329235A1 (en) | Semiconductor integrated circuit device | |
US11569218B2 (en) | Semiconductor integrated circuit device | |
JP7060814B2 (ja) | 半導体集積回路装置 | |
US11450674B2 (en) | Semiconductor integrated circuit device | |
US11295987B2 (en) | Output circuit | |
US11062765B2 (en) | Semiconductor integrated circuit device | |
JP7174263B2 (ja) | 半導体集積回路装置 | |
JP2009158728A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20201210 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220125 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220303 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220315 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220328 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7060814 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |