JP7032125B2 - 半導体装置、及び該半導体装置を有する電子機器 - Google Patents

半導体装置、及び該半導体装置を有する電子機器 Download PDF

Info

Publication number
JP7032125B2
JP7032125B2 JP2017247276A JP2017247276A JP7032125B2 JP 7032125 B2 JP7032125 B2 JP 7032125B2 JP 2017247276 A JP2017247276 A JP 2017247276A JP 2017247276 A JP2017247276 A JP 2017247276A JP 7032125 B2 JP7032125 B2 JP 7032125B2
Authority
JP
Japan
Prior art keywords
wiring
terminal
transistor
circuit
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2017247276A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018110386A5 (enExample
JP2018110386A (ja
Inventor
義元 黒川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Publication of JP2018110386A publication Critical patent/JP2018110386A/ja
Publication of JP2018110386A5 publication Critical patent/JP2018110386A5/ja
Application granted granted Critical
Publication of JP7032125B2 publication Critical patent/JP7032125B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Logic Circuits (AREA)
JP2017247276A 2016-12-28 2017-12-25 半導体装置、及び該半導体装置を有する電子機器 Expired - Fee Related JP7032125B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016255452 2016-12-28
JP2016255452 2016-12-28

Publications (3)

Publication Number Publication Date
JP2018110386A JP2018110386A (ja) 2018-07-12
JP2018110386A5 JP2018110386A5 (enExample) 2021-02-04
JP7032125B2 true JP7032125B2 (ja) 2022-03-08

Family

ID=62845202

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017247276A Expired - Fee Related JP7032125B2 (ja) 2016-12-28 2017-12-25 半導体装置、及び該半導体装置を有する電子機器

Country Status (1)

Country Link
JP (1) JP7032125B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI748035B (zh) 2017-01-20 2021-12-01 日商半導體能源硏究所股份有限公司 顯示系統及電子裝置
CN120561065A (zh) * 2025-07-31 2025-08-29 上海方宜万强微电子有限公司 一种集成算术逻辑单元的输入输出系统和方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010106587A1 (ja) 2009-03-18 2010-09-23 パナソニック株式会社 ニューラルネットワークシステム
JP2014158250A (ja) 2012-05-25 2014-08-28 Semiconductor Energy Lab Co Ltd プログラマブルロジックデバイス及び半導体装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2677656B2 (ja) * 1989-02-28 1997-11-17 富士通株式会社 ニューロコンピュータの集中制御方式
JP2517410B2 (ja) * 1989-05-15 1996-07-24 三菱電機株式会社 学習機能付集積回路装置
US5087826A (en) * 1990-12-28 1992-02-11 Intel Corporation Multi-layer neural network employing multiplexed output neurons

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010106587A1 (ja) 2009-03-18 2010-09-23 パナソニック株式会社 ニューラルネットワークシステム
JP2014158250A (ja) 2012-05-25 2014-08-28 Semiconductor Energy Lab Co Ltd プログラマブルロジックデバイス及び半導体装置

Also Published As

Publication number Publication date
JP2018110386A (ja) 2018-07-12

Similar Documents

Publication Publication Date Title
JP7170108B2 (ja) 半導体装置
US10769520B2 (en) Semiconductor device and system using the same
JP7054630B2 (ja) 半導体装置および電子機器
JP7075358B2 (ja) 半導体装置、及び電子機器
JP7337782B2 (ja) 半導体装置
JP7179740B2 (ja) 電子機器
WO2017178947A1 (en) Semiconductor device
JPWO2019229593A1 (ja) 半導体装置
WO2021229373A1 (ja) 半導体装置、及び電子機器
JP2018151443A (ja) 半導体装置
JP7208889B2 (ja) 放送システム
JP7032125B2 (ja) 半導体装置、及び該半導体装置を有する電子機器
JP6854686B2 (ja) 半導体装置、及び電子機器
JP2019053670A (ja) 半導体装置、電子機器、および映像配信システム
JP6901939B2 (ja) 半導体装置、及び電子機器

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20201215

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20201215

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20211019

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20211026

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20211209

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220201

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220224

R150 Certificate of patent or registration of utility model

Ref document number: 7032125

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees