JP6863907B2 - 演算回路 - Google Patents

演算回路 Download PDF

Info

Publication number
JP6863907B2
JP6863907B2 JP2018000452A JP2018000452A JP6863907B2 JP 6863907 B2 JP6863907 B2 JP 6863907B2 JP 2018000452 A JP2018000452 A JP 2018000452A JP 2018000452 A JP2018000452 A JP 2018000452A JP 6863907 B2 JP6863907 B2 JP 6863907B2
Authority
JP
Japan
Prior art keywords
circuit
bit position
value
circuits
real
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018000452A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019121172A (ja
JP2019121172A5 (https=
Inventor
健治 川合
健治 川合
亮 粟田
亮 粟田
和人 武井
和人 武井
公昭 飯塚
公昭 飯塚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Electronics Corp
NTT Inc
NTT Inc USA
Original Assignee
NTT Electronics Corp
Nippon Telegraph and Telephone Corp
NTT Inc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NTT Electronics Corp, Nippon Telegraph and Telephone Corp, NTT Inc USA filed Critical NTT Electronics Corp
Priority to JP2018000452A priority Critical patent/JP6863907B2/ja
Priority to PCT/JP2018/046496 priority patent/WO2019135355A1/ja
Priority to US16/959,986 priority patent/US11494165B2/en
Priority to CN201880085295.3A priority patent/CN111630509B/zh
Publication of JP2019121172A publication Critical patent/JP2019121172A/ja
Publication of JP2019121172A5 publication Critical patent/JP2019121172A5/ja
Application granted granted Critical
Publication of JP6863907B2 publication Critical patent/JP6863907B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Databases & Information Systems (AREA)
  • Algebra (AREA)
  • Complex Calculations (AREA)
JP2018000452A 2018-01-05 2018-01-05 演算回路 Active JP6863907B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2018000452A JP6863907B2 (ja) 2018-01-05 2018-01-05 演算回路
PCT/JP2018/046496 WO2019135355A1 (ja) 2018-01-05 2018-12-18 演算回路
US16/959,986 US11494165B2 (en) 2018-01-05 2018-12-18 Arithmetic circuit for performing product-sum arithmetic
CN201880085295.3A CN111630509B (zh) 2018-01-05 2018-12-18 执行积和运算的运算电路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018000452A JP6863907B2 (ja) 2018-01-05 2018-01-05 演算回路

Publications (3)

Publication Number Publication Date
JP2019121172A JP2019121172A (ja) 2019-07-22
JP2019121172A5 JP2019121172A5 (https=) 2021-02-04
JP6863907B2 true JP6863907B2 (ja) 2021-04-21

Family

ID=67143671

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018000452A Active JP6863907B2 (ja) 2018-01-05 2018-01-05 演算回路

Country Status (4)

Country Link
US (1) US11494165B2 (https=)
JP (1) JP6863907B2 (https=)
CN (1) CN111630509B (https=)
WO (1) WO2019135355A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6995629B2 (ja) * 2018-01-05 2022-01-14 日本電信電話株式会社 演算回路
CN116010762B (zh) * 2021-10-22 2026-03-13 意法半导体(格勒诺布尔2)公司 包括硬件计算器的集成电路和相应的计算方法
CN117335810A (zh) * 2022-06-23 2024-01-02 加特兰微电子科技(上海)有限公司 数据压缩、解压缩方法及装置

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2630778B2 (ja) * 1987-07-17 1997-07-16 三洋電機株式会社 低周波帯域デジタルフィルタの構成方法
EP1728865A1 (en) * 1998-09-04 2006-12-06 Aventis Pasteur Limited Treatment of cervical cancer
JP2000132539A (ja) * 1998-10-28 2000-05-12 Matsushita Electric Ind Co Ltd 演算装置
WO2000062421A1 (en) * 1999-04-14 2000-10-19 Nokia Networks Oy Digital filter and method for performing a multiplication based on a look-up table
JP3875183B2 (ja) * 2002-11-20 2007-01-31 シャープ株式会社 演算装置
US7043515B2 (en) * 2002-12-10 2006-05-09 Isic Corporation Methods and apparatus for modular reduction circuits
US20050201457A1 (en) * 2004-03-10 2005-09-15 Allred Daniel J. Distributed arithmetic adaptive filter and method
JP4724413B2 (ja) * 2004-11-26 2011-07-13 キヤノン株式会社 データ分類方法
EP1975906B1 (en) * 2006-01-13 2012-07-04 Fujitsu Ltd. Montgomery s algorithm multiplication remainder calculator
GB2448744A (en) * 2007-04-26 2008-10-29 Wolfson Microelectronics Plc Look-up table indexing scheme with null values used to expand table to have a power of two number of entries in each cycle of coefficients
CN101682297B (zh) * 2007-06-04 2012-06-27 Nxp股份有限公司 包含频带选择的数字信号处理电路和方法
JP2011186592A (ja) * 2010-03-05 2011-09-22 Renesas Electronics Corp フィルタ演算器、フィルタ演算方法及び動き補償処理装置
KR20120077164A (ko) * 2010-12-30 2012-07-10 삼성전자주식회사 Ｓｉｍｄ 구조를 사용하는 복소수 연산을 위한 사용하는 장치 및 방법
JP5920226B2 (ja) * 2011-02-15 2016-05-18 日本電気株式会社 複素演算処理用コプロセッサ及びプロセッサシステム
ES2396673B2 (es) * 2012-08-09 2014-01-24 Universidade De Santiago De Compostela Aparato y método para calcular operaciones de potenciación y extracción de raíces
US9753695B2 (en) * 2012-09-04 2017-09-05 Analog Devices Global Datapath circuit for digital signal processors
US10019230B2 (en) * 2014-07-02 2018-07-10 Via Alliance Semiconductor Co., Ltd Calculation control indicator cache
US10303735B2 (en) * 2015-11-18 2019-05-28 Intel Corporation Systems, apparatuses, and methods for K nearest neighbor search
JP6995629B2 (ja) * 2018-01-05 2022-01-14 日本電信電話株式会社 演算回路

Also Published As

Publication number Publication date
US11494165B2 (en) 2022-11-08
CN111630509A (zh) 2020-09-04
JP2019121172A (ja) 2019-07-22
WO2019135355A1 (ja) 2019-07-11
CN111630509B (zh) 2023-12-08
US20210064340A1 (en) 2021-03-04

Similar Documents

Publication Publication Date Title
JP7476175B2 (ja) 乗算累積回路
CN112860220B (zh) 一种适用于多精度计算的可重构浮点乘加运算单元及方法
US11042360B1 (en) Multiplier circuitry for multiplying operands of multiple data types
US5245564A (en) Apparatus for multiplying operands
US6782405B1 (en) Method and apparatus for performing division and square root functions using a multiplier and a multipartite table
US10635397B2 (en) System and method for long addition and long multiplication in associative memory
JP6863907B2 (ja) 演算回路
JPH02112023A (ja) 基数１６除算器
US5862068A (en) Arithmetic circuit for calculating a square-root of a sum of squares
CN105573712B (zh) 用于计算重复迭代和的结果的装置、方法和存储介质
JP3598096B2 (ja) ニュートンラフソン法を用いた演算方式
US5278782A (en) Square root operation device
EP1049002A2 (en) Method and apparatus for efficient calculation of an approximate square of a fixed-precision number
AU630617B2 (en) Improved floating point unit computation techniques
US10230376B2 (en) Apparatus and method for performing division
KR100329914B1 (ko) 제산장치
CN109634556B (zh) 一种乘累加器及累加输出方法
Iyer et al. Generalised algorithm for multiplying binary numbers via vedic mathematics
JP7247418B2 (ja) 乗算のための計算ユニット、方法及びコンピュータプログラム
Ram et al. Efficient hardware design of parameterized posit multiplier and posit adder
JP2645422B2 (ja) 浮動小数点演算処理装置
TW202445342A (zh) 混合精度乘法電路
KR100974190B1 (ko) 부동 소수점을 이용한 복소수 곱셈방법
Villalba-Moreno et al. Floating point square root under HUB format
JP2508286B2 (ja) 平方根演算装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20180105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20201218

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20201218

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210330

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20210401

R150 Certificate of patent or registration of utility model

Ref document number: 6863907

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250