JP6859327B2 - 電力ダウンモードを管理すること - Google Patents

電力ダウンモードを管理すること Download PDF

Info

Publication number
JP6859327B2
JP6859327B2 JP2018513644A JP2018513644A JP6859327B2 JP 6859327 B2 JP6859327 B2 JP 6859327B2 JP 2018513644 A JP2018513644 A JP 2018513644A JP 2018513644 A JP2018513644 A JP 2018513644A JP 6859327 B2 JP6859327 B2 JP 6859327B2
Authority
JP
Japan
Prior art keywords
cores
power down
down mode
core
priority
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018513644A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018530824A (ja
JP2018530824A5 (enExample
Inventor
バネルジー、サルバータ
ミスラ、ラケシュ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2018530824A publication Critical patent/JP2018530824A/ja
Publication of JP2018530824A5 publication Critical patent/JP2018530824A5/ja
Application granted granted Critical
Publication of JP6859327B2 publication Critical patent/JP6859327B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3287Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/324Power saving characterised by the action undertaken by lowering clock frequency
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3293Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3296Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Power Sources (AREA)
  • Direct Current Feeding And Distribution (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
JP2018513644A 2015-09-16 2016-08-30 電力ダウンモードを管理すること Active JP6859327B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
IN4955/CHE/2015 2015-09-16
IN4955CH2015 2015-09-16
US15/010,237 US9886081B2 (en) 2015-09-16 2016-01-29 Managing power-down modes
US15/010,237 2016-01-29
PCT/US2016/049504 WO2017048503A2 (en) 2015-09-16 2016-08-30 Managing power-down modes

Publications (3)

Publication Number Publication Date
JP2018530824A JP2018530824A (ja) 2018-10-18
JP2018530824A5 JP2018530824A5 (enExample) 2019-09-19
JP6859327B2 true JP6859327B2 (ja) 2021-04-14

Family

ID=58258353

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018513644A Active JP6859327B2 (ja) 2015-09-16 2016-08-30 電力ダウンモードを管理すること

Country Status (6)

Country Link
US (1) US9886081B2 (enExample)
EP (1) EP3350669B1 (enExample)
JP (1) JP6859327B2 (enExample)
KR (1) KR102681069B1 (enExample)
CN (1) CN108027636B (enExample)
WO (1) WO2017048503A2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9568982B1 (en) * 2015-07-31 2017-02-14 International Business Machines Corporation Management of core power state transition in a microprocessor
US10025365B2 (en) * 2016-06-23 2018-07-17 Hewlett Packard Enterprise Development Lp Power courses based on current changes
US10185378B2 (en) * 2016-10-03 2019-01-22 Microsoft Technology Licensing, Llc Prioritized sequencing of device inrush current
JP2018136762A (ja) * 2017-02-22 2018-08-30 富士通株式会社 並列処理装置および並列処理装置の起動方法
US10423215B2 (en) * 2017-05-15 2019-09-24 Cavium, Llc Methods and apparatus for adaptive power profiling in a baseband processing system
US10466766B2 (en) * 2017-11-09 2019-11-05 Qualcomm Incorporated Grouping central processing unit memories based on dynamic clock and voltage scaling timing to improve dynamic/leakage power using array power multiplexers
US10948970B2 (en) * 2018-03-30 2021-03-16 Dialog Semiconductor B.V. Low power microcontroller
US10528292B2 (en) * 2018-05-22 2020-01-07 Luca De Santis Power down/power-loss memory controller
US20230367738A1 (en) * 2022-05-11 2023-11-16 Bae Systems Information And Electronic Systems Integration Inc. Asic power control

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3878431B2 (ja) 2000-06-16 2007-02-07 株式会社ルネサステクノロジ 半導体集積回路装置
US7287170B2 (en) 2002-05-14 2007-10-23 Ati Technologies Inc. Method and apparatus for power management using system and request tokens
US7065663B2 (en) 2002-12-19 2006-06-20 Intel Corporation Methods and apparatus to control power state transitions
US7337334B2 (en) 2003-02-14 2008-02-26 International Business Machines Corporation Network processor power management
US7380038B2 (en) 2005-02-04 2008-05-27 Microsoft Corporation Priority registers for biasing access to shared resources
US7962771B2 (en) 2007-12-31 2011-06-14 Intel Corporation Method, system, and apparatus for rerouting interrupts in a multi-core processor
US20100268917A1 (en) 2009-04-17 2010-10-21 Lsi Corporation Systems and Methods for Ramped Power State Control in a Semiconductor Device
US9235251B2 (en) * 2010-01-11 2016-01-12 Qualcomm Incorporated Dynamic low power mode implementation for computing devices
US9600059B2 (en) 2010-09-20 2017-03-21 Apple Inc. Facilitating power management in a multi-core processor
US20130060555A1 (en) 2011-06-10 2013-03-07 Qualcomm Incorporated System and Apparatus Modeling Processor Workloads Using Virtual Pulse Chains
US8601300B2 (en) * 2011-09-21 2013-12-03 Qualcomm Incorporated System and method for managing thermal energy generation in a heterogeneous multi-core processor
US20130086395A1 (en) 2011-09-30 2013-04-04 Qualcomm Incorporated Multi-Core Microprocessor Reliability Optimization
US8990604B2 (en) 2011-10-14 2015-03-24 Apple Inc. Alternately sensing voltage on supply side or load side of a power gate of an electronic device and modifying feedback input of a power supply controlled by the power gate based on which side of the power gate is currently sensed
JP5786641B2 (ja) 2011-10-25 2015-09-30 富士通株式会社 携帯端末装置の制御方法、制御プログラム及び携帯端末装置
US9009451B2 (en) 2011-10-31 2015-04-14 Apple Inc. Instruction type issue throttling upon reaching threshold by adjusting counter increment amount for issued cycle and decrement amount for not issued cycle
US9411407B2 (en) 2012-12-12 2016-08-09 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Sequential power up of devices in a computing cluster based on relative commonality
EP2954385A1 (en) 2013-02-05 2015-12-16 Qualcomm Incorporated System and method for controlling central processing unit power with guaranteed transient deadlines
US9286223B2 (en) 2013-04-17 2016-03-15 Advanced Micro Devices, Inc. Merging demand load requests with prefetch load requests
KR102063716B1 (ko) * 2013-05-14 2020-02-11 삼성전자주식회사 데이터를 기반으로 전력을 관리하는 프로세싱 장치 및 그 장치를 이용한 방법
US9007122B2 (en) * 2013-06-05 2015-04-14 Via Technologies, Inc. Digital power gating with state retention
US9471088B2 (en) 2013-06-25 2016-10-18 Intel Corporation Restricting clock signal delivery in a processor
US9495001B2 (en) * 2013-08-21 2016-11-15 Intel Corporation Forcing core low power states in a processor
US20150149800A1 (en) 2013-11-27 2015-05-28 Alexander Gendler Performing an operating frequency change using a dynamic clock control technique
US20150169363A1 (en) 2013-12-18 2015-06-18 Qualcomm Incorporated Runtime Optimization of Multi-core System Designs for Increased Operating Life and Maximized Performance
US10114435B2 (en) 2013-12-23 2018-10-30 Intel Corporation Method and apparatus to control current transients in a processor
US9606605B2 (en) 2014-03-07 2017-03-28 Apple Inc. Dynamic voltage margin recovery

Also Published As

Publication number Publication date
WO2017048503A3 (en) 2017-06-22
CN108027636A (zh) 2018-05-11
US20170075408A1 (en) 2017-03-16
EP3350669B1 (en) 2025-04-09
CN108027636B (zh) 2021-01-05
US9886081B2 (en) 2018-02-06
KR20180053732A (ko) 2018-05-23
KR102681069B1 (ko) 2024-07-02
WO2017048503A2 (en) 2017-03-23
JP2018530824A (ja) 2018-10-18
EP3350669A2 (en) 2018-07-25

Similar Documents

Publication Publication Date Title
JP6859327B2 (ja) 電力ダウンモードを管理すること
US11822409B2 (en) Controlling operating frequency of a processor
JP5697284B2 (ja) コンピュータプラットフォームのシステム電力状態を遷移させる方法、装置およびシステム
US9703313B2 (en) Peripheral clock management
US10255118B2 (en) Processing system including a plurality of cores and method of operating the same
CN110109527B (zh) 动态电压裕度恢复
JP6203425B2 (ja) 共有電力領域における異種プロセッサにわたる動的電力管理のための装置、システムおよび方法
CN107077397B (zh) 用于多处理器动态不对称和对称模式切换的硬件装置和方法
US10928882B2 (en) Low cost, low power high performance SMP/ASMP multiple-processor system
CN106415521B (zh) 多处理动态非对称和对称模式切换的硬件设备和方法
US10732697B2 (en) Voltage rail coupling sequencing based on upstream voltage rail coupling status
JP2017526996A (ja) プロセッサデバイス電力消費を管理するシステムおよび方法
TW201334409A (zh) 用於快速喚醒之電源開關加速方案
JP2014533859A (ja) ヘテロジニアスマルチプロセッサシステムオンチップにおける熱駆動作業負荷スケジューリング
CN102934072A (zh) 信息处理设备及方法
CN106502962A (zh) 电子装置及电子装置中控制处理器核心的操作的方法
JP2023047293A (ja) 決定論的省電力状態を達成するための装置及び方法
US9564898B2 (en) Power switch ramp rate control using selectable daisy-chained connection of enable to power switches or daisy-chained flops providing enables
US20160147577A1 (en) System and method for adaptive thread control in a portable computing device (pcd)
BR112018005212B1 (pt) Gerenciamento de modos de desligamento
CN110809754B (zh) 用于计算设备中的动态缓冲器大小设定的系统和方法
WO2023167767A1 (en) Method and apparatus to control power supply rails during platform low power events for enhanced usb-c user experience

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180528

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190807

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190807

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20200925

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20201013

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20201201

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210224

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20210325

R150 Certificate of patent or registration of utility model

Ref document number: 6859327

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250