JP2018530824A5 - - Google Patents

Download PDF

Info

Publication number
JP2018530824A5
JP2018530824A5 JP2018513644A JP2018513644A JP2018530824A5 JP 2018530824 A5 JP2018530824 A5 JP 2018530824A5 JP 2018513644 A JP2018513644 A JP 2018513644A JP 2018513644 A JP2018513644 A JP 2018513644A JP 2018530824 A5 JP2018530824 A5 JP 2018530824A5
Authority
JP
Japan
Prior art keywords
cores
inrush current
down mode
priority
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018513644A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018530824A (ja
JP6859327B2 (ja
Filing date
Publication date
Priority claimed from US15/010,237 external-priority patent/US9886081B2/en
Application filed filed Critical
Publication of JP2018530824A publication Critical patent/JP2018530824A/ja
Publication of JP2018530824A5 publication Critical patent/JP2018530824A5/ja
Application granted granted Critical
Publication of JP6859327B2 publication Critical patent/JP6859327B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2018513644A 2015-09-16 2016-08-30 電力ダウンモードを管理すること Active JP6859327B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
IN4955/CHE/2015 2015-09-16
IN4955CH2015 2015-09-16
US15/010,237 2016-01-29
US15/010,237 US9886081B2 (en) 2015-09-16 2016-01-29 Managing power-down modes
PCT/US2016/049504 WO2017048503A2 (en) 2015-09-16 2016-08-30 Managing power-down modes

Publications (3)

Publication Number Publication Date
JP2018530824A JP2018530824A (ja) 2018-10-18
JP2018530824A5 true JP2018530824A5 (enExample) 2019-09-19
JP6859327B2 JP6859327B2 (ja) 2021-04-14

Family

ID=58258353

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018513644A Active JP6859327B2 (ja) 2015-09-16 2016-08-30 電力ダウンモードを管理すること

Country Status (6)

Country Link
US (1) US9886081B2 (enExample)
EP (1) EP3350669B1 (enExample)
JP (1) JP6859327B2 (enExample)
KR (1) KR102681069B1 (enExample)
CN (1) CN108027636B (enExample)
WO (1) WO2017048503A2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9568982B1 (en) * 2015-07-31 2017-02-14 International Business Machines Corporation Management of core power state transition in a microprocessor
US10025365B2 (en) * 2016-06-23 2018-07-17 Hewlett Packard Enterprise Development Lp Power courses based on current changes
US10185378B2 (en) * 2016-10-03 2019-01-22 Microsoft Technology Licensing, Llc Prioritized sequencing of device inrush current
JP2018136762A (ja) * 2017-02-22 2018-08-30 富士通株式会社 並列処理装置および並列処理装置の起動方法
US10423215B2 (en) * 2017-05-15 2019-09-24 Cavium, Llc Methods and apparatus for adaptive power profiling in a baseband processing system
US10466766B2 (en) * 2017-11-09 2019-11-05 Qualcomm Incorporated Grouping central processing unit memories based on dynamic clock and voltage scaling timing to improve dynamic/leakage power using array power multiplexers
US10948970B2 (en) * 2018-03-30 2021-03-16 Dialog Semiconductor B.V. Low power microcontroller
US10528292B2 (en) * 2018-05-22 2020-01-07 Luca De Santis Power down/power-loss memory controller
US20230367738A1 (en) * 2022-05-11 2023-11-16 Bae Systems Information And Electronic Systems Integration Inc. Asic power control

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3878431B2 (ja) 2000-06-16 2007-02-07 株式会社ルネサステクノロジ 半導体集積回路装置
US7287170B2 (en) 2002-05-14 2007-10-23 Ati Technologies Inc. Method and apparatus for power management using system and request tokens
US7065663B2 (en) 2002-12-19 2006-06-20 Intel Corporation Methods and apparatus to control power state transitions
US7337334B2 (en) 2003-02-14 2008-02-26 International Business Machines Corporation Network processor power management
US7380038B2 (en) 2005-02-04 2008-05-27 Microsoft Corporation Priority registers for biasing access to shared resources
US7962771B2 (en) 2007-12-31 2011-06-14 Intel Corporation Method, system, and apparatus for rerouting interrupts in a multi-core processor
US20100268917A1 (en) 2009-04-17 2010-10-21 Lsi Corporation Systems and Methods for Ramped Power State Control in a Semiconductor Device
US9235251B2 (en) * 2010-01-11 2016-01-12 Qualcomm Incorporated Dynamic low power mode implementation for computing devices
US9600059B2 (en) 2010-09-20 2017-03-21 Apple Inc. Facilitating power management in a multi-core processor
US20130060555A1 (en) 2011-06-10 2013-03-07 Qualcomm Incorporated System and Apparatus Modeling Processor Workloads Using Virtual Pulse Chains
US8601300B2 (en) * 2011-09-21 2013-12-03 Qualcomm Incorporated System and method for managing thermal energy generation in a heterogeneous multi-core processor
US20130086395A1 (en) 2011-09-30 2013-04-04 Qualcomm Incorporated Multi-Core Microprocessor Reliability Optimization
US8990604B2 (en) 2011-10-14 2015-03-24 Apple Inc. Alternately sensing voltage on supply side or load side of a power gate of an electronic device and modifying feedback input of a power supply controlled by the power gate based on which side of the power gate is currently sensed
JP5786641B2 (ja) 2011-10-25 2015-09-30 富士通株式会社 携帯端末装置の制御方法、制御プログラム及び携帯端末装置
US9009451B2 (en) 2011-10-31 2015-04-14 Apple Inc. Instruction type issue throttling upon reaching threshold by adjusting counter increment amount for issued cycle and decrement amount for not issued cycle
US9411407B2 (en) 2012-12-12 2016-08-09 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Sequential power up of devices in a computing cluster based on relative commonality
EP2954385A1 (en) 2013-02-05 2015-12-16 Qualcomm Incorporated System and method for controlling central processing unit power with guaranteed transient deadlines
US9286223B2 (en) 2013-04-17 2016-03-15 Advanced Micro Devices, Inc. Merging demand load requests with prefetch load requests
KR102063716B1 (ko) * 2013-05-14 2020-02-11 삼성전자주식회사 데이터를 기반으로 전력을 관리하는 프로세싱 장치 및 그 장치를 이용한 방법
US9007122B2 (en) * 2013-06-05 2015-04-14 Via Technologies, Inc. Digital power gating with state retention
US9471088B2 (en) 2013-06-25 2016-10-18 Intel Corporation Restricting clock signal delivery in a processor
US9495001B2 (en) * 2013-08-21 2016-11-15 Intel Corporation Forcing core low power states in a processor
US20150149800A1 (en) 2013-11-27 2015-05-28 Alexander Gendler Performing an operating frequency change using a dynamic clock control technique
US20150169363A1 (en) 2013-12-18 2015-06-18 Qualcomm Incorporated Runtime Optimization of Multi-core System Designs for Increased Operating Life and Maximized Performance
US10114435B2 (en) 2013-12-23 2018-10-30 Intel Corporation Method and apparatus to control current transients in a processor
US9606605B2 (en) 2014-03-07 2017-03-28 Apple Inc. Dynamic voltage margin recovery

Similar Documents

Publication Publication Date Title
JP2018530824A5 (enExample)
WO2017048503A3 (en) Managing power-down modes
JP2018515856A5 (enExample)
JP2018504696A5 (enExample)
US20170154272A9 (en) Autonomic group decision making using impedance scores
CN104205152A (zh) 媒体内容投票、排序以及播放系统
JP2011040083A5 (enExample)
WO2013025586A3 (en) Apparatus and method for performing session validation
EP2787444A3 (en) Central processing unit, information processing apparatus, and intra-virtual-core register value acquisition method
JP2013090565A5 (enExample)
JP2016536620A5 (enExample)
WO2015061625A3 (en) System and method for learning management
JP2010239617A5 (enExample)
JP2017007271A5 (enExample)
US20190369949A1 (en) Method, apparatus and device for playing audio and storage medium
TW201826123A (zh) 電力管理方法和電子裝置
JP2017522806A5 (enExample)
JP2017527038A5 (enExample)
JP2015153403A5 (ja) 予約支援システム及び予約支援方法
JP2016158645A5 (enExample)
GB2468064A (en) Decision making independent of irrelevant alternatives
JP2015130204A5 (enExample)
CN104158860B (zh) 一种作业调度方法及作业调度系统
BR102013016673A2 (pt) Trabalho de atribuição através de mecanismos de seleção fundidos
JP2017068836A5 (enExample)