JP6801950B2 - Through Silicon Via and Semiconductor Package - Google Patents

Through Silicon Via and Semiconductor Package Download PDF

Info

Publication number
JP6801950B2
JP6801950B2 JP2015083172A JP2015083172A JP6801950B2 JP 6801950 B2 JP6801950 B2 JP 6801950B2 JP 2015083172 A JP2015083172 A JP 2015083172A JP 2015083172 A JP2015083172 A JP 2015083172A JP 6801950 B2 JP6801950 B2 JP 6801950B2
Authority
JP
Japan
Prior art keywords
glass
silicon base
silicon
deep ultraviolet
penetrating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015083172A
Other languages
Japanese (ja)
Other versions
JP2016207683A (en
Inventor
浩喜 本田
浩喜 本田
山本 英文
英文 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Schott Japan Corp
Original Assignee
Schott Japan Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schott Japan Corp filed Critical Schott Japan Corp
Priority to JP2015083172A priority Critical patent/JP6801950B2/en
Publication of JP2016207683A publication Critical patent/JP2016207683A/en
Application granted granted Critical
Publication of JP6801950B2 publication Critical patent/JP6801950B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は電気・電子装置に用いられる貫通電極基板およびそれを利用した半導体パッケージに関する。 The present invention relates to a through silicon via substrate used in an electric / electronic device and a semiconductor package using the through electrode substrate.

近年、紫外(Ultraviolet:UV)光よりも、さらに短い波長(200〜300nm)の深紫外(Deep Ultraviolet:DUV)光を照射可能な深紫外LEDデバイスが注目されている。深紫外LEDは、高密度光情報記録、高輝度・長寿命蛍光照明装置などの情報・電子分野、公害物質やアレルゲンなどの高速分解処理、殺菌、皮膚治療、レーザメス、細胞選別などの殺菌・医療等への応用が期待されている。LEDデバイスは、発熱により発光効率が低下することが知られている。深紫外LEDデバイスにおいても、LED素子の発熱をいかに排熱するかが、効率の良い発光と装置の長寿命化を図る上で重要となる。 In recent years, a deep ultraviolet LED device capable of irradiating deep ultraviolet (DUV) light having a wavelength (200 to 300 nm) shorter than that of ultraviolet (Ultraviolet: UV) light has been attracting attention. Deep UV LEDs are used for high-density optical information recording, information / electronic fields such as high-brightness / long-life fluorescent lighting equipment, high-speed decomposition processing of pollutants and allergens, sterilization, skin treatment, laser scalpels, sterilization / medical treatment such as cell selection. It is expected to be applied to such applications. It is known that the luminous efficiency of LED devices decreases due to heat generation. Even in deep ultraviolet LED devices, how to exhaust the heat generated by the LED element is important for efficient light emission and long life of the device.

従来、LEDデバイスなどの半導体用パッケージ基板には種々の材料が提案されている。例えば、特許文献1に基板材料にガラス基板を用いた貫通電極基板としてTGV(Through−Glass−Via)技術を用いたガラス貫通基板が開示されている。しかし、これらのガラス貫通基板は、貫通電極部の気密性は好適であるが、ガラス基板の放熱性が1W/m・K以下のため高熱伝導が要求されるパワー半導体デバイスや深紫外LEDパッケージなどには不向きである。 Conventionally, various materials have been proposed for semiconductor package substrates such as LED devices. For example, Patent Document 1 discloses a glass-through substrate using TGV (Through-Glass-Via) technology as a through electrode substrate using a glass substrate as a substrate material. However, although the through silicon vias of these glass-through substrates are suitable for airtightness, the heat dissipation of the glass substrates is 1 W / m · K or less, so that high thermal conductivity is required for power semiconductor devices, deep ultraviolet LED packages, etc. Not suitable for.

特許文献2には、熱伝導に優れるシリコン基板を用いた貫通電極基板としてTSV(Through−Silicon−Via)技術を用いたシリコン貫通基板が開示されている。TSV配線基板を実現するには、貫通電極をシリコン基板から電気絶縁しなければならない。電気的な絶縁手段として、特許文献2は、貫通電極を取り囲むようにシリコン基板を貫通するリング状の分離溝を設け、分離溝の底面及び側面上に直接シリコン膜を形成し、次に分離溝内に残された隙間を埋めるようにシリコン膜上に絶縁膜を形成し、分離溝の内周側面及び外周側面とそれぞれ接するシリコン膜の表面を熱酸化して、シリコン熱酸化膜とする技術を開示している。しかし、シリコン貫通基板は、十分に厚い絶縁膜を形成することが困難であり、貫通電極ビアを構成する金属成分が、シリコン酸化膜やシリコン基板中に拡散することで電気絶縁特性が損なわれ易いと言う欠点がある。さらにTSVの貫通電極ビアはめっきまたは金属ペーストを用いて構成されるが、ビアを構成する金属粒子が荒くボイドや界面剥離の惧れがあるため、パッケージの高気密信頼性が確保し難いという欠点もある。 Patent Document 2 discloses a through silicon via substrate using TSV (Through-Silicon-Via) technology as a through electrode substrate using a silicon substrate having excellent thermal conductivity. In order to realize a TSV wiring board, the through electrode must be electrically insulated from the silicon substrate. As an electrical insulating means, Patent Document 2 provides a ring-shaped separation groove penetrating a silicon substrate so as to surround a through electrode, forms a silicon film directly on the bottom surface and the side surface of the separation groove, and then forms the separation groove. A technique for forming an insulating film on a silicon film so as to fill the gap left inside, and thermally oxidizing the surface of the silicon film in contact with the inner peripheral side surface and the outer peripheral side surface of the separation groove to obtain a silicon thermal oxide film. It is disclosed. However, it is difficult for a silicon penetrating substrate to form a sufficiently thick insulating film, and the metal components constituting the through electrode vias are likely to be impaired in the silicon oxide film or the silicon substrate. There is a drawback to say. Furthermore, the through silicon vias of TSVs are constructed using plating or metal paste, but the metal particles that make up the vias are rough and there is a risk of voids and interface peeling, so it is difficult to ensure high airtightness and reliability of the package. There is also.

特開2001−160678号公報Japanese Unexamined Patent Publication No. 2001-160678 特開2008−251964号公報Japanese Unexamined Patent Publication No. 2008-251964

本発明の目的は、上記課題を解消するため提案するものであり、高熱伝導性および高気密信頼性を有し、さらに深紫外耐候性も具備した貫通電極基板および半導体パッケージを実現することにある。 An object of the present invention is to solve the above problems, and to realize a through silicon via substrate and a semiconductor package having high thermal conductivity, high airtightness reliability, and deep ultraviolet weather resistance. ..

本発明によれば、シリコンベースと、このシリコンベースに設けた通孔に挿通した高密度電導体からなる貫通リードと、この貫通リードとシリコンベースとを気密に封着した封止ガラスとを備えたことを特徴とする貫通電極基板が提供される。シリコンベース表面は、必要に応じて所望の面にシリコン酸化膜を設けてもよい。例えば、通孔壁面にシリコン酸化膜を設け、貫通リードをシリコンベースに気密封着する際の封着代としてもよい。 According to the present invention, a through lead composed of a silicon base and a high-density conductor inserted into a through hole provided in the silicon base, and a sealing glass in which the through lead and the silicon base are airtightly sealed are provided. A through silicon via substrate is provided. The silicon base surface may be provided with a silicon oxide film on a desired surface, if necessary. For example, a silicon oxide film may be provided on the wall surface of the through hole, and the penetrating lead may be used as a sealing allowance when air-sealing the silicon base.

本発明の別形態によれば、シリコンベースと、このシリコンベースに設けた通孔に挿通した高密度電導体からなる貫通リードと、この貫通リードとシリコンベースとを気密に封着した封止ガラスとを備え、さらにシリコンベースに固着した半導体素子と、この半導体素子と貫通リードとを導通する配線手段と、半導体素子の周辺を気密に覆ってシリコンベースと固着したガラス蓋体とを設けたことを特徴とする半導体パッケージが提供される。シリコンベースとガラス蓋体との固着手段は、ロウ材や低融点ガラス材を用いた接合または陽極接合が用いられる。 According to another embodiment of the present invention, a penetrating lead composed of a silicon base and a high-density conductor inserted into a through hole provided in the silicon base, and a sealing glass in which the penetrating lead and the silicon base are airtightly sealed. Further, a semiconductor element fixed to the silicon base, a wiring means for conducting the semiconductor element and the penetrating lead, and a glass lid fixed to the silicon base by airtightly covering the periphery of the semiconductor element are provided. A semiconductor package characterized by the above is provided. As a means for fixing the silicon base to the glass lid, bonding using a brazing material or a low melting point glass material or anode bonding is used.

本発明に係る貫通リード材を構成する高密度電導体は、めっき金属材や金属ペーストより形成した金属材を除く、ボイドを含まない一様一体なバルク導体からなる。 The high-density conductor constituting the penetrating lead material according to the present invention is made of a uniformly integral bulk conductor containing no voids, excluding a metal material formed from a plated metal material or a metal paste.

本発明に係る貫通電極基板および半導体パッケージは、高密度電導体の貫通リードをシリコンベースにガラス封着するためパッケージを高度に気密封止できる。従って、パッケージへの不活性ガス封入や真空封止が可能となり、パッケージに収容された半導体素子を汚染や劣化から保護して半導体装置の寿命を延ばし信頼性を向上する。さらに基板が熱伝導に優れるシリコンベースを使用するため、搭載された半導体素子の発熱を効率よく外部に排熱することができ、半導体素子の熱による機能低下を防止する。例えば、深紫外LED装置においては、熱による発光効率の低下を防止する。また、波長エネルギーが100kcal/mol以上の高エネルギーの深紫外光に曝されても材料劣化が無く、深紫外LED装置の長寿命化も対応できる。 In the through electrode substrate and the semiconductor package according to the present invention, the through lead of the high-density conductor is glass-sealed to the silicon base, so that the package can be highly airtightly sealed. Therefore, the package can be sealed with an inert gas or vacuum, and the semiconductor element housed in the package is protected from contamination and deterioration, the life of the semiconductor device is extended, and the reliability is improved. Further, since the substrate uses a silicon base having excellent heat conduction, the heat generated by the mounted semiconductor element can be efficiently exhausted to the outside, and the functional deterioration due to the heat of the semiconductor element can be prevented. For example, in a deep ultraviolet LED device, it is possible to prevent a decrease in luminous efficiency due to heat. In addition, there is no material deterioration even when exposed to high-energy deep-ultraviolet light having a wavelength energy of 100 kcal / mol or more, and the life of the deep-ultraviolet LED device can be extended.

さらに本発明に係る貫通電極基板および半導体パッケージは、基板材にシリコンを用いているので、必要に応じてシリコンベースに種々の半導体素子を組み込むことが可能である。例えば、LED素子を搭載するLEDデバイスの場合、電流安定化のためにツェナーダイオード素子を併用することが多いが、ツェナーダイオード素子をシリコンベースに形成させることでツェナーダイオード部品の実装工程を省くこともできる。 Further, since the through electrode substrate and the semiconductor package according to the present invention use silicon as the substrate material, it is possible to incorporate various semiconductor elements into the silicon base as needed. For example, in the case of an LED device equipped with an LED element, a Zener diode element is often used together for current stabilization, but by forming the Zener diode element on a silicon base, the mounting process of the Zener diode component can be omitted. it can.

本発明に係る貫通電極基板10の斜視図を示す。The perspective view of the through silicon via substrate 10 which concerns on this invention is shown. 本発明に係る半導体パッケージ20を示し、(a)は蓋体を分離させた斜視図を、(b)は平面図を、(c)は(b)のD−Dに沿って切断した正面断面図を、(d)は下面図を示す。The semiconductor package 20 according to the present invention is shown, (a) is a perspective view with a lid separated, (b) is a plan view, and (c) is a front cross section cut along DD of (b). The figure (d) shows the bottom view.

以下、本発明の貫通電極基板および半導体パッケージについて、図面を参照しながら説明する。 Hereinafter, the through silicon via substrate and the semiconductor package of the present invention will be described with reference to the drawings.

本発明に係る貫通電極基板10は、図1に示すように、シリコンベース11と、このシリコンベース11に設けた通孔に挿通した高密度電導体からなる貫通リード12と、この貫通リード12とシリコンベース11とを気密に封着した封止ガラス13とを備えたことを特徴とする。貫通リード12を構成する高密度電導体は、ボイドを含まない一様一体なバルク導体からなり、例えば、タングステン材、モリブデン材、コバール合金材、高ドープシリコン材が好適である。封止ガラス13は、ソーダライムガラス、硼珪酸ガラス、硼酸ガラス、アルミノ硼珪酸ガラス、アルミノ珪酸ガラス、アルミノ硼酸ガラスの群から選定される。シリコンベース11は、必要に応じて所望表面にシリコン酸化膜を設けてもよい。 As shown in FIG. 1, the through silicon via substrate 10 according to the present invention includes a through lead 12 composed of a silicon base 11, a through lead 12 formed of a high-density conductor inserted through a through hole provided in the silicon base 11, and the through lead 12. It is characterized by including a sealing glass 13 that airtightly seals the silicon base 11. The high-density conductor constituting the penetrating lead 12 is made of a uniformly integrated bulk conductor containing no voids, and for example, a tungsten material, a molybdenum material, a Kovar alloy material, and a highly doped silicon material are suitable. The sealing glass 13 is selected from the group of soda lime glass, borosilicate glass, boric acid glass, aluminoborosilicate glass, aluminosilicate glass, and aluminoboric acid glass. The silicon base 11 may be provided with a silicon oxide film on a desired surface, if necessary.

本発明に係る半導体パッケージ20は、図2に示すように、シリコンベース21と、このシリコンベース21に設けた通孔に挿通した高密度電導体からなる貫通リード22と、この貫通リード22とシリコンベース21とを気密に封着した封止ガラス23とを備え、さらにシリコンベース21に固着したパワー半導体素子またはLED素子からなる半導体素子24と、この半導体素子24と貫通リードとを導通する配線手段25と、半導体素子24の周辺を気密に覆ってシリコンベース21と固着したガラス蓋体26とを設けたことを特徴とする。貫通リード22を構成する高密度電導体は、ボイドを含まない一様一体なバルク導体からなり、例えば、タングステン材、モリブデン材、コバール合金材、高ドープシリコン材が好適である。封止ガラス23およびガラス蓋体26は、ソーダライムガラス、硼珪酸ガラス、硼酸ガラス、アルミノ硼珪酸ガラス、アルミノ珪酸ガラス、アルミノ硼酸ガラスの群から選定される。シリコンベース21とガラス蓋体26との固着手段、およびガラス天板26−2と硼珪酸ガラス製のリフレクター26−2との固着手段は、AuSn合金などのロウ材やビスマス含有ガラスなどの低融点ガラス材を用いた接合または陽極接合が用いられる。 As shown in FIG. 2, the semiconductor package 20 according to the present invention includes a silicon base 21, a through lead 22 composed of a high-density conductor inserted into a through hole provided in the silicon base 21, and the through lead 22 and silicon. Wiring means for conducting a semiconductor element 24 composed of a power semiconductor element or an LED element fixed to a silicon base 21 and a sealing glass 23 for which the base 21 is airtightly sealed, and the semiconductor element 24 and a penetrating lead. It is characterized in that the 25 and the glass lid 26 fixed to the silicon base 21 are provided by airtightly covering the periphery of the semiconductor element 24. The high-density conductor constituting the penetrating lead 22 is made of a uniformly integrated bulk conductor containing no voids, and for example, a tungsten material, a molybdenum material, a Kovar alloy material, and a highly doped silicon material are suitable. The sealing glass 23 and the glass lid 26 are selected from the group of soda lime glass, borosilicate glass, boronic acid glass, aluminoborosilicate glass, aluminosilicate glass, and aluminoborate glass. The means for fixing the silicon base 21 to the glass lid 26 and the means for fixing the glass top plate 26-2 to the reflector 26-2 made of borosilicate glass have a low melting point such as a brazing material such as AuSn alloy or bismuth-containing glass. Bonding using glass material or anode bonding is used.

本発明に係る貫通電極基板10の実施例1は、図1に示すように、シリコンベース11と、このシリコンベース11に設けた通孔に挿通したタングステン製の貫通リード12と、この貫通リード12とシリコンベース11とを気密に封着した硼珪酸ガラスの封止ガラス13とを備えたことを特徴とする。シリコンベース11は、通孔壁面にシリコン酸化膜を設け、貫通リード12をシリコンベース11に気密封着する際の封着代とする。 In Example 1 of the through silicon via substrate 10 according to the present invention, as shown in FIG. 1, a silicon base 11, a tungsten through lead 12 inserted into a through hole provided in the silicon base 11, and the through lead 12 It is characterized by including a sealing glass 13 made of borosilicate glass in which the silicon base 11 and the silicon base 11 are hermetically sealed. The silicon base 11 is provided with a silicon oxide film on the wall surface of the through hole, and serves as a sealing allowance when the penetrating lead 12 is air-sealed to the silicon base 11.

本発明に係る半導体パッケージ20の実施例2は、シリコンベース21と、このシリコンベース21に設けた通孔に挿通したタングステン製の貫通リード22と、この貫通リード22とシリコンベース21とを気密に封着した硼珪酸ガラスの封止ガラス23とを備え、さらにシリコンベース21に固着した深紫外LED素子からなる半導体素子24と、この半導体素子24と貫通リード22とを導通するワイヤーボンディング25−1およびパッド電極25−2からなる配線手段25と、半導体素子24の周辺を気密に覆ってシリコンベース21と固着したガラス蓋体26とを設けたことを特徴とする。ガラス蓋体26は、互いに融着された深紫外光透過性の低アルカリ硼珪酸ガラス(SCHOTT社製 品番8337番)からなる透明ガラス天板26−2と、硼珪酸ガラス製のリフレクター26−2とからなる。ガラス蓋体26とシリコンベース21との固着手段、および透明ガラス天板26−1とリフレクター26−2との固着手段は陽極接合を用いる。 In the second embodiment of the semiconductor package 20 according to the present invention, the silicon base 21, the tungsten penetrating lead 22 inserted into the through hole provided in the silicon base 21, and the penetrating lead 22 and the silicon base 21 are hermetically sealed. A wire bonding 25-1 that includes a sealed glass 23 made of borosilicate glass and further conducts a semiconductor element 24 composed of a deep ultraviolet LED element fixed to a silicon base 21 and the semiconductor element 24 and a penetrating lead 22. It is characterized in that a wiring means 25 including the pad electrode 25-2 and a glass lid 26 which airtightly covers the periphery of the semiconductor element 24 and is fixed to the silicon base 21 are provided. The glass lid 26 is a transparent glass top plate 26-2 made of low-alkali borosilicate glass (SCHOTT product number 8337) fused to each other and has deep ultraviolet light transmission, and a reflector 26-2 made of borosilicate glass. It consists of. Anode bonding is used as the fixing means between the glass lid 26 and the silicon base 21 and the fixing means between the transparent glass top plate 26-1 and the reflector 26-2.

実施例2の半導体パッケージ20は、シリコンベース21に深紫外LED素子の電流安定化のためのツェナーダイオード素子やコントロール回路等を形成させてもよい。また、リフレクター26−2の反射面および接合面にはアルミニウムなどの金属層を施してもてもよい。 In the semiconductor package 20 of the second embodiment, a Zener diode element, a control circuit, or the like for stabilizing the current of the deep ultraviolet LED element may be formed on the silicon base 21. Further, a metal layer such as aluminum may be applied to the reflection surface and the joint surface of the reflector 26-2.

本発明に係る貫通電極基板および半導体パッケージは、深紫外LEDデバイスに好適である。深紫外LEDデバイスのパッケージ材は、波長エネルギーが100kcal/mol以上の高エネルギーの深紫外光に曝されるので、DUV耐候性材料のシリコン材およびガラス材で構成するのが好ましい。なお、結合エネルギーが58kcal/molと比較的低いAlNなどのセラミック材やプラスチック等の有機材料は、強力な深紫外光に曝されると分解劣化する惧れがあり深紫外LEDパッケージ材に使用し難い。 The through silicon via substrate and semiconductor package according to the present invention are suitable for deep ultraviolet LED devices. Since the packaging material of the deep ultraviolet LED device is exposed to high energy deep ultraviolet light having a wavelength energy of 100 kcal / mol or more, it is preferably composed of a silicon material and a glass material which are DUV weather resistant materials. Ceramic materials such as AlN and organic materials such as plastics, which have a relatively low binding energy of 58 kcal / mol, may be decomposed and deteriorated when exposed to strong deep ultraviolet light, and are used for deep ultraviolet LED packaging materials. hard.

本発明は電気・電子装置に用いられる貫通電極基板およびパワー半導体デバイスやLED照明デバイスの半導体パッケージに適用できる。特に高エネルギーの深紫外光に対して長期の耐久性が要求される高出力の深紫外光LED装置、例えば、高密度光情報記録装置、高輝度・長寿命蛍光照明装置、公害物質やアレルゲンなどの高速分解処理装置、殺菌灯、皮膚治療装置、レーザメス、細胞選別装置等に利用できる。 The present invention can be applied to through silicon via substrates used in electrical and electronic devices and semiconductor packages of power semiconductor devices and LED lighting devices. High-power deep-ultraviolet LED devices that require long-term durability, especially for high-energy deep-ultraviolet light, such as high-density light information recording devices, high-brightness, long-life fluorescent lighting devices, pollutants and allergens, etc. It can be used for high-speed decomposition processing equipment, germicidal lamps, skin treatment equipment, laser scalpels, cell sorting equipment, etc.

10・・・貫通電極基板、
20・・・半導体パッケージ、
11,21・・・シリコンベース、
12,22・・・貫通リード、
13,23・・・封止ガラス、
24・・・半導体素子、
25・・・配線手段、
25−1・・・ワイヤーボンディング、
25−2・・・パッド電極、
26・・・ガラス蓋体、
26−1・・・天板
26−2・・・リフレクター。
10 ... Through silicon via substrate,
20 ... Semiconductor package,
11,21 ... Silicon base,
12, 22 ... Penetration lead,
13, 23 ... Sealed glass,
24 ... Semiconductor element,
25 ... Wiring means,
25-1 ... Wire bonding,
25-2 ... Pad electrode,
26 ... Glass lid,
26-1 ... Top plate 26-2 ... Reflector.

Claims (2)

平板状のシリコンベースと、このシリコンベースに設けた通孔に挿通したCVD成膜およびスパッタ成膜を含む堆積成膜手段で構成されたものを除く、ボイドを含まない一様一体なバルク金属材の高密度電導体からなる貫通リードと、この貫通リードと前記シリコンベースとを気密に封着した封止ガラスとを備え、平坦な板状に成形した深紫外光耐候性材料のシリコン材およびガラス材からなることを特徴とする貫通電極基板。 A uniformly integral bulk metal material that does not contain voids, except for those composed of a flat silicon base and a deposition film forming means including CVD film formation and sputter film formation inserted through holes provided in the silicon base. A silicon material and glass made of a deep ultraviolet light weather resistant material, which is provided with a penetrating lead made of a high-density conductor of the above, and a sealing glass in which the penetrating lead and the silicon base are hermetically sealed, and formed into a flat plate shape. through electrode substrate, characterized in that it consists of wood. 平板状のシリコンベースと、このシリコンベースに設けた通孔に挿通したCVD成膜およびスパッタ成膜を含む堆積成膜手段で構成されたものを除く、ボイドを含まない一様一体なバルク金属材の高密度電導体からなる貫通リードと、この貫通リードと前記シリコンベースとを気密に封着した封止ガラスとからなる貫通電極基板を備え、さらに前記シリコンベースに固着した深紫外LED素子からなる半導体素子と、この半導体素子と前記貫通リードとを導通する配線手段と、前記半導体素子の周辺を気密に覆って前記シリコンベースと固着したキャップ状のガラス蓋体とを有し、前記ガラス蓋体は、互いに融着された深紫外光透過性の透明ガラス天板と、ガラス製のリフレクターとからなり、さらにそのパッケージ材は、深紫外光耐候性材料のシリコン材およびガラス材で構成されており、前記透明ガラス天板は、深紫外光透過性の低アルカリ硼珪酸ガラスから構成したことを特徴とする半導体パッケージ A uniformly integral bulk metal material that does not contain voids, except for those composed of a flat silicon base and a deposition film forming means including CVD film formation and sputter film formation inserted through holes provided in the silicon base. It is provided with a penetrating electrode substrate made of a penetrating lead made of a high-density conductor of the above, and a sealing glass in which the penetrating lead and the silicon base are hermetically sealed, and further comprises a deep ultraviolet LED element fixed to the silicon base. The glass lid has a semiconductor element, a wiring means for conducting the semiconductor element and the penetrating lead, and a cap-shaped glass lid that airtightly covers the periphery of the semiconductor element and is fixed to the silicon base. Consists of a transparent glass top plate that is fused to each other and is transparent to deep ultraviolet light, and a reflector made of glass. Further, the packaging material is composed of silicon material and glass material, which are weather resistant materials for deep ultraviolet light. The transparent glass top plate is a semiconductor package characterized by being made of low-alkali borosilicate glass having deep ultraviolet light transmission .
JP2015083172A 2015-04-15 2015-04-15 Through Silicon Via and Semiconductor Package Active JP6801950B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2015083172A JP6801950B2 (en) 2015-04-15 2015-04-15 Through Silicon Via and Semiconductor Package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015083172A JP6801950B2 (en) 2015-04-15 2015-04-15 Through Silicon Via and Semiconductor Package

Publications (2)

Publication Number Publication Date
JP2016207683A JP2016207683A (en) 2016-12-08
JP6801950B2 true JP6801950B2 (en) 2020-12-16

Family

ID=57490239

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015083172A Active JP6801950B2 (en) 2015-04-15 2015-04-15 Through Silicon Via and Semiconductor Package

Country Status (1)

Country Link
JP (1) JP6801950B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3796489B1 (en) 2019-09-20 2022-04-27 Nichia Corporation Light source device and method of manufacturing the same
CN110707199B (en) * 2019-10-16 2024-03-26 五邑大学 Deep ultraviolet LED device and packaging method thereof

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3194397B2 (en) * 1991-08-05 2001-07-30 日本電信電話株式会社 Optical waveguide circuit module
JPH0697295A (en) * 1992-09-10 1994-04-08 Nippon Semiconductor Kk Manufacture of semiconductor integrated circuit
JP2001060564A (en) * 1999-08-23 2001-03-06 Nec Corp Manufacture of semiconductor device
JP3891115B2 (en) * 2001-04-17 2007-03-14 日亜化学工業株式会社 Light emitting device
JP4001169B2 (en) * 2003-03-14 2007-10-31 住友電気工業株式会社 Semiconductor device
JP4387269B2 (en) * 2004-08-23 2009-12-16 株式会社テクニスコ Glass substrate with vias and method for forming vias
JP2007180203A (en) * 2005-12-27 2007-07-12 Shinko Electric Ind Co Ltd Semiconductor device and its manufacturing method
JP4981342B2 (en) * 2006-04-04 2012-07-18 日立協和エンジニアリング株式会社 Submount and manufacturing method thereof
JP5394617B2 (en) * 2006-06-16 2014-01-22 新光電気工業株式会社 Semiconductor device, semiconductor device manufacturing method and substrate
TWI515930B (en) * 2010-05-31 2016-01-01 精材科技股份有限公司 Light-emitting diode submount, light-emitting diode package and fabrication method thereof
US9153545B2 (en) * 2010-12-20 2015-10-06 Rohm Co., Ltd. Light-emitting element unit and light-emitting element package
JP2013258241A (en) * 2012-06-12 2013-12-26 Murata Mfg Co Ltd Light-emitting device
WO2014118838A1 (en) * 2013-01-29 2014-08-07 パナソニック株式会社 Ultraviolet light emitting device

Also Published As

Publication number Publication date
JP2016207683A (en) 2016-12-08

Similar Documents

Publication Publication Date Title
JP6294417B2 (en) Optical semiconductor device and method of manufacturing optical semiconductor device
TWI504028B (en) Light emitting device
JP5100744B2 (en) Light emitting device
JP2020025129A (en) Light emitting module and manufacturing method thereof
US20120286319A1 (en) Light emitting device package and ultraviolet lamp having the same
US11942569B2 (en) Methods and packages for enhancing reliability of ultraviolet light-emitting devices
TW200522395A (en) Power surface mount light emitting die package
TWI613842B (en) Light emitting device
US8801238B2 (en) Light-emitting device
JP2012204614A (en) Light-emitting device, light-emitting module, and method of manufacturing light-emitting device
JP6801950B2 (en) Through Silicon Via and Semiconductor Package
US20200321493A1 (en) Uv solid state output device
JPWO2014038506A1 (en) LED element mounting substrate, LED light source and LED display
JP2018006693A (en) Glass lid and duv-led device using the same
CN205385043U (en) Light -emitting component
US7897991B2 (en) Light emitting diode and LED chip thereof
TW201240170A (en) Light source module with enhanced heat dissipation efficiency and assembly method thereof
JP2019102716A (en) Light emitting apparatus and method of manufacturing the same
JP4667982B2 (en) Light emitting element module, sterilizing lamp device, ultraviolet curable resin curing lamp device, lighting device, display device, and traffic signal device
JP2016162860A (en) Led light-emitting device
JP6249348B2 (en) Light emitting device
EP3465780B1 (en) Light-emitting device and method of manufacture
GB2551154B (en) Light-emitting diode package and method of manufacture
JP2007013222A (en) Light emitting element
KR101949721B1 (en) Light emitting module

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180214

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181120

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181130

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190129

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190603

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190801

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20191227

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200115

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20200610

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200612

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20201118

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20201126

R150 Certificate of patent or registration of utility model

Ref document number: 6801950

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250