JP6370922B2 - パルス幅変調データデコーダ - Google Patents

パルス幅変調データデコーダ Download PDF

Info

Publication number
JP6370922B2
JP6370922B2 JP2016563826A JP2016563826A JP6370922B2 JP 6370922 B2 JP6370922 B2 JP 6370922B2 JP 2016563826 A JP2016563826 A JP 2016563826A JP 2016563826 A JP2016563826 A JP 2016563826A JP 6370922 B2 JP6370922 B2 JP 6370922B2
Authority
JP
Japan
Prior art keywords
input signal
data input
pulse
data
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2016563826A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017517941A5 (enExample
JP2017517941A (ja
Inventor
ジュ、ジー
コン、シャオファ
スン、リ
シュ、ジー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2017517941A publication Critical patent/JP2017517941A/ja
Publication of JP2017517941A5 publication Critical patent/JP2017517941A5/ja
Application granted granted Critical
Publication of JP6370922B2 publication Critical patent/JP6370922B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K9/00—Demodulating pulses which have been modulated with a continuously-variable signal
    • H03K9/08—Demodulating pulses which have been modulated with a continuously-variable signal of duration- or width-mudulated pulses or of duty-cycle modulated pulses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4902—Pulse width modulation; Pulse position modulation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Dc Digital Transmission (AREA)
  • Analogue/Digital Conversion (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP2016563826A 2014-04-22 2015-03-11 パルス幅変調データデコーダ Expired - Fee Related JP6370922B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/258,980 2014-04-22
US14/258,980 US9203391B2 (en) 2014-04-22 2014-04-22 Pulse-width modulation data decoder
PCT/US2015/020027 WO2015163989A1 (en) 2014-04-22 2015-03-11 Pulse-width modulation data decoder

Publications (3)

Publication Number Publication Date
JP2017517941A JP2017517941A (ja) 2017-06-29
JP2017517941A5 JP2017517941A5 (enExample) 2018-06-28
JP6370922B2 true JP6370922B2 (ja) 2018-08-08

Family

ID=52774569

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016563826A Expired - Fee Related JP6370922B2 (ja) 2014-04-22 2015-03-11 パルス幅変調データデコーダ

Country Status (7)

Country Link
US (1) US9203391B2 (enExample)
EP (1) EP3134818B1 (enExample)
JP (1) JP6370922B2 (enExample)
KR (1) KR101873864B1 (enExample)
CN (1) CN106233272A (enExample)
BR (1) BR112016024711A2 (enExample)
WO (1) WO2015163989A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI645298B (zh) * 2017-06-30 2018-12-21 慧榮科技股份有限公司 降低快閃儲存介面中傳收資料錯誤方法以及使用該方法的裝置
US10637509B2 (en) 2017-06-30 2020-04-28 Silicon Motion, Inc. Methods for reducing data errors in transceiving of a flash storage interface and apparatuses using the same
US10630424B2 (en) 2017-06-30 2020-04-21 Silicon Motion, Inc. Methods for reducing data errors in transceiving of a flash storage interface and apparatuses using the same
US10848263B2 (en) 2017-06-30 2020-11-24 Silicon Motion, Inc. Methods for reducing data errors in transceiving of a flash storage interface and apparatuses using the same
CN109213436B (zh) 2017-06-30 2021-08-24 慧荣科技股份有限公司 降低快闪储存介面中传收数据错误方法及装置
US10050674B1 (en) * 2017-07-18 2018-08-14 Bendix Commercial Vehicle Systems Llc System and method for controlling power line communications between members of a tractor-trailer
KR102660412B1 (ko) * 2018-10-30 2024-04-25 에스케이하이닉스 주식회사 주파수 감지 회로
US10904048B2 (en) 2019-05-24 2021-01-26 SanDiskTechnologies LLC Pulse width modulated receiver systems and methods
CN115150004B (zh) * 2022-07-01 2024-02-13 国仪量子技术(合肥)股份有限公司 一种窄脉冲发生器

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4216426A (en) * 1979-03-02 1980-08-05 Burroughs Corporation Self-clocked data transmission system having automatic signal reversing means
US5438303A (en) 1992-07-14 1995-08-01 Sony Corporation Pulse with modulation apparatus with plural independably controllable variable delay devices
KR950004058A (ko) 1993-07-30 1995-02-17 오오가 노리오 펄스폭 변조회로
US5696800A (en) 1995-03-22 1997-12-09 Intel Corporation Dual tracking differential manchester decoder and clock recovery circuit
CN100490429C (zh) 2001-05-24 2009-05-20 阿特林克斯美国公司 窄带混沌频移键控
US7359313B2 (en) * 2002-06-24 2008-04-15 Agere Systems Inc. Space-time bit-interleaved coded modulation for wideband transmission
KR100515472B1 (ko) * 2002-10-15 2005-09-16 브이케이 주식회사 채널 부호화, 복호화 방법 및 이를 수행하는 다중 안테나무선통신 시스템
US8095104B2 (en) * 2006-06-30 2012-01-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device having the same
WO2009063410A2 (en) * 2007-11-13 2009-05-22 Nxp B.V. Duty-cycle modulated transmission
WO2010026642A1 (ja) 2008-09-04 2010-03-11 株式会社アドバンテスト 試験装置、送信装置、受信装置、試験方法、送信方法、および受信方法
KR101375466B1 (ko) * 2009-01-12 2014-03-18 램버스 인코포레이티드 다중 전력 모드를 갖는 메조크로노스 시그널링 시스템
JP2010283628A (ja) * 2009-06-05 2010-12-16 Yamaha Corp 同期信号発生回路
DE112011105674T5 (de) 2011-09-28 2014-07-17 Intel Corp. Datenwiederherstellung bei niedriger Energie unter Verwendung von Übertaktung
US8847691B2 (en) * 2011-11-16 2014-09-30 Qualcomm Incorporated Apparatus and method for recovering burst-mode pulse width modulation (PWM) and non-return-to-zero (NRZ) data

Also Published As

Publication number Publication date
US20150303910A1 (en) 2015-10-22
BR112016024711A2 (pt) 2017-08-15
EP3134818A1 (en) 2017-03-01
WO2015163989A1 (en) 2015-10-29
CN106233272A (zh) 2016-12-14
US9203391B2 (en) 2015-12-01
EP3134818B1 (en) 2018-05-02
KR20160145590A (ko) 2016-12-20
KR101873864B1 (ko) 2018-07-03
JP2017517941A (ja) 2017-06-29

Similar Documents

Publication Publication Date Title
JP6370922B2 (ja) パルス幅変調データデコーダ
US9018849B2 (en) Signal process method, signal process circuit and LED dimming circuit thereof
US9215103B2 (en) Partial response receiver and related method
JP6158447B1 (ja) 高ジッタ耐性および高速位相ロッキングを有するクロック・データリカバリ
US20160180897A1 (en) Driver structure for chip-to-chip communications
CN105811971B (zh) 基于计数器的可变频时钟源和fpga器件
JP2017517941A5 (enExample)
TW200934128A (en) Filter and filtering method
KR101334866B1 (ko) 입력 신호 듀티 사이클 변화에 관계없이 지연을 가지는 지연-로킹 루프
CN210780702U (zh) 一种滤波电路
EP3114805B1 (en) Systems and methods for frequency detection
CN115734426B (zh) 一种码率及码字占空比自适应电路及led驱动芯片
CN114982134A (zh) 快速数字隔离器
US10958261B2 (en) Serial PWM signal decoding circuit and method based on a capacitor charge-discharge structure and method thereof
TWI578710B (zh) Dual frequency shift keying device
JP5267392B2 (ja) パルス生成回路及びレベルシフト回路
JP2012142694A (ja) エッジ検出回路
JP2013162152A (ja) 発振器
CN101505142B (zh) 滤波器及滤波方法
JP2013162153A (ja) 発振器

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161221

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180214

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180214

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180516

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20180516

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20180601

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180612

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180711

R150 Certificate of patent or registration of utility model

Ref document number: 6370922

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees