JP6254603B2 - メッセージシグナル割込みの通信 - Google Patents
メッセージシグナル割込みの通信 Download PDFInfo
- Publication number
- JP6254603B2 JP6254603B2 JP2015538558A JP2015538558A JP6254603B2 JP 6254603 B2 JP6254603 B2 JP 6254603B2 JP 2015538558 A JP2015538558 A JP 2015538558A JP 2015538558 A JP2015538558 A JP 2015538558A JP 6254603 B2 JP6254603 B2 JP 6254603B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- pending
- data
- destinations
- communication device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/177—Initialisation or configuration control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Bus Control (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/661,456 | 2012-10-26 | ||
US13/661,456 US8924615B2 (en) | 2012-10-26 | 2012-10-26 | Communication of message signalled interrupts |
PCT/GB2013/052265 WO2014064417A1 (en) | 2012-10-26 | 2013-08-29 | Communication of message signalled interrupts |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015532994A JP2015532994A (ja) | 2015-11-16 |
JP6254603B2 true JP6254603B2 (ja) | 2017-12-27 |
Family
ID=49151252
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015538558A Active JP6254603B2 (ja) | 2012-10-26 | 2013-08-29 | メッセージシグナル割込みの通信 |
Country Status (11)
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20150127914A (ko) * | 2014-05-07 | 2015-11-18 | 에스케이하이닉스 주식회사 | 복수의 프로세서들을 포함하는 반도체 장치 및 그것의 동작 방법 |
US10042720B2 (en) | 2016-02-22 | 2018-08-07 | International Business Machines Corporation | Live partition mobility with I/O migration |
US10002018B2 (en) | 2016-02-23 | 2018-06-19 | International Business Machines Corporation | Migrating single root I/O virtualization adapter configurations in a computing system |
US10042723B2 (en) | 2016-02-23 | 2018-08-07 | International Business Machines Corporation | Failover of a virtual function exposed by an SR-IOV adapter |
US10025584B2 (en) | 2016-02-29 | 2018-07-17 | International Business Machines Corporation | Firmware management of SR-IOV adapters |
US9720862B1 (en) | 2016-10-21 | 2017-08-01 | International Business Machines Corporation | Migrating interrupts from a source I/O adapter of a computing system to a destination I/O adapter of the computing system |
US9715469B1 (en) * | 2016-10-21 | 2017-07-25 | International Business Machines Corporation | Migrating interrupts from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system |
US9720863B1 (en) | 2016-10-21 | 2017-08-01 | International Business Machines Corporation | Migrating MMIO from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system |
US20190108149A1 (en) * | 2017-10-10 | 2019-04-11 | Qualcomm Incorporated | I3c in-band interrupts directed to multiple execution environments |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62156756A (ja) * | 1985-12-28 | 1987-07-11 | Hitachi Ltd | 浮動割込処理方法 |
KR940001878B1 (ko) | 1990-03-08 | 1994-03-10 | 가부시끼가이샤 히다찌세이사꾸쇼 | 멀티 프로세서시스템 및 인터럽션 제어장치 |
US5613128A (en) | 1990-12-21 | 1997-03-18 | Intel Corporation | Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller |
JPH1011411A (ja) | 1996-06-26 | 1998-01-16 | Nec Corp | 割込み制御システム |
JP3769428B2 (ja) * | 1999-09-30 | 2006-04-26 | 富士通株式会社 | 浮動割込みを保留できる情報処理装置および割込み条件変更命令実行方法 |
US6629179B1 (en) * | 2000-07-31 | 2003-09-30 | Adaptec, Inc. | Message signaled interrupt generating device and method |
US7013358B2 (en) * | 2003-08-09 | 2006-03-14 | Texas Instruments Incorporated | System for signaling serialized interrupts using message signaled interrupts |
JP2006119802A (ja) | 2004-10-20 | 2006-05-11 | Hitachi Ltd | マルチプロセッサシステム |
US20060095624A1 (en) | 2004-11-03 | 2006-05-04 | Ashok Raj | Retargeting device interrupt destinations |
US8510491B1 (en) * | 2005-04-05 | 2013-08-13 | Oracle America, Inc. | Method and apparatus for efficient interrupt event notification for a scalable input/output device |
US20070106827A1 (en) * | 2005-11-08 | 2007-05-10 | Boatright Bryan D | Centralized interrupt controller |
US7328296B1 (en) | 2006-01-03 | 2008-02-05 | Emc Corporation | Interrupt processing system |
US8725914B2 (en) | 2006-08-28 | 2014-05-13 | International Business Machines Corporation | Message signaled interrupt management for a computer input/output fabric incorporating platform independent interrupt manager |
JP2009515280A (ja) * | 2006-11-27 | 2009-04-09 | インテル コーポレイション | 中央化された割り込みコントローラ |
US20090300232A1 (en) * | 2008-05-29 | 2009-12-03 | Himax Technologies Limited | Data transmission method between a host device and a display apparatus |
US7913017B2 (en) * | 2008-09-25 | 2011-03-22 | Mediatek Inc. | Embedded system and interruption handling method |
TW201038051A (en) * | 2009-04-03 | 2010-10-16 | Hon Hai Prec Ind Co Ltd | Communication method and communication system and communication apparatus |
-
2012
- 2012-10-26 US US13/661,456 patent/US8924615B2/en active Active
-
2013
- 2013-08-29 EP EP13759805.8A patent/EP2912559B1/en active Active
- 2013-08-29 MY MYPI2015700890A patent/MY169875A/en unknown
- 2013-08-29 IN IN2347DEN2015 patent/IN2015DN02347A/en unknown
- 2013-08-29 CN CN201380054398.0A patent/CN104756094B/zh active Active
- 2013-08-29 KR KR1020157012497A patent/KR102064764B1/ko active Active
- 2013-08-29 GB GB1315345.7A patent/GB2507396B/en active Active
- 2013-08-29 JP JP2015538558A patent/JP6254603B2/ja active Active
- 2013-08-29 WO PCT/GB2013/052265 patent/WO2014064417A1/en active Application Filing
- 2013-08-30 TW TW102131331A patent/TWI573076B/zh active
-
2015
- 2015-03-23 IL IL237894A patent/IL237894B/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
WO2014064417A1 (en) | 2014-05-01 |
GB2507396A (en) | 2014-04-30 |
US8924615B2 (en) | 2014-12-30 |
EP2912559A1 (en) | 2015-09-02 |
CN104756094B (zh) | 2018-04-24 |
US20140122760A1 (en) | 2014-05-01 |
GB2507396B (en) | 2020-09-23 |
MY169875A (en) | 2019-05-28 |
TW201416982A (zh) | 2014-05-01 |
TWI573076B (zh) | 2017-03-01 |
EP2912559B1 (en) | 2017-07-26 |
GB201315345D0 (en) | 2013-10-09 |
IL237894B (en) | 2018-05-31 |
IN2015DN02347A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 2015-08-28 |
JP2015532994A (ja) | 2015-11-16 |
KR102064764B1 (ko) | 2020-01-10 |
KR20150076187A (ko) | 2015-07-06 |
CN104756094A (zh) | 2015-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6254603B2 (ja) | メッセージシグナル割込みの通信 | |
KR101744126B1 (ko) | 비대칭적 프로세서 코어 간의 협력적 실행을 위한 기법 | |
US7917703B2 (en) | Network on chip that maintains cache coherency with invalidate commands | |
US9075744B2 (en) | Performance and power improvement on DMA writes to level two combined cache/SRAM that is caused in level one data cache and line is valid and dirty | |
KR102201392B1 (ko) | 데이터 액세스를 위한 장치 및 그것의 동작 방법 | |
US8719455B2 (en) | DMA-based acceleration of command push buffer between host and target devices | |
US8010750B2 (en) | Network on chip that maintains cache coherency with invalidate commands | |
JP5841255B2 (ja) | 仮想化入力/出力のためのプロセッサローカルコヒーレンシを有するコンピュータシステム | |
KR102187912B1 (ko) | 인터럽트들의 세트들을 구성하는 장치 및 방법 | |
US20160275015A1 (en) | Computing architecture with peripherals | |
JP2008276638A (ja) | 半導体記憶装置、メモリアクセス制御システムおよびデータの読み出し方法 | |
US20170031829A1 (en) | Advance Cache Allocator | |
US9081673B2 (en) | Microprocessor and memory access method | |
KR20250067891A (ko) | 어드레스 변환 서비스 관리 | |
KR20210005969A (ko) | 데이터 액세스를 위한 장치 및 그것의 동작 방법 | |
HK1174116B (en) | Remote core operations in a multi-core computer | |
HK1174116A1 (zh) | 多核計算機中的遠程核操作 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160822 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170718 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170731 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171026 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20171106 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20171130 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6254603 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |