JP6086451B2 - セル情報を不揮発性メモリアレイに保存する不揮発性メモリ - Google Patents

セル情報を不揮発性メモリアレイに保存する不揮発性メモリ Download PDF

Info

Publication number
JP6086451B2
JP6086451B2 JP2014522976A JP2014522976A JP6086451B2 JP 6086451 B2 JP6086451 B2 JP 6086451B2 JP 2014522976 A JP2014522976 A JP 2014522976A JP 2014522976 A JP2014522976 A JP 2014522976A JP 6086451 B2 JP6086451 B2 JP 6086451B2
Authority
JP
Japan
Prior art keywords
address
cell
mram
circuit
repair
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2014522976A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014522074A (ja
Inventor
ジュン・ピル・キム
テヒュン・キム
ハリ・エム・ラオ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2014522074A publication Critical patent/JP2014522074A/ja
Application granted granted Critical
Publication of JP6086451B2 publication Critical patent/JP6086451B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
    • G11C29/789—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using non-volatile cells or latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C2029/4402—Internal storage of test result, quality data, chip identification, repair information

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Hall/Mr Elements (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP2014522976A 2011-07-25 2012-07-25 セル情報を不揮発性メモリアレイに保存する不揮発性メモリ Expired - Fee Related JP6086451B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/189,784 US8638596B2 (en) 2011-07-25 2011-07-25 Non-volatile memory saving cell information in a non-volatile memory array
US13/189,784 2011-07-25
PCT/US2012/048208 WO2013016467A1 (en) 2011-07-25 2012-07-25 Non-volatile memory saving cell information in a non-volatile memory array

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2015150997A Division JP6400535B2 (ja) 2011-07-25 2012-07-25 セル情報を不揮発性メモリアレイに保存する不揮発性メモリ

Publications (2)

Publication Number Publication Date
JP2014522074A JP2014522074A (ja) 2014-08-28
JP6086451B2 true JP6086451B2 (ja) 2017-03-01

Family

ID=46750429

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2014522976A Expired - Fee Related JP6086451B2 (ja) 2011-07-25 2012-07-25 セル情報を不揮発性メモリアレイに保存する不揮発性メモリ
JP2015150997A Expired - Fee Related JP6400535B2 (ja) 2011-07-25 2012-07-25 セル情報を不揮発性メモリアレイに保存する不揮発性メモリ

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2015150997A Expired - Fee Related JP6400535B2 (ja) 2011-07-25 2012-07-25 セル情報を不揮発性メモリアレイに保存する不揮発性メモリ

Country Status (7)

Country Link
US (1) US8638596B2 (enExample)
EP (1) EP2737484A1 (enExample)
JP (2) JP6086451B2 (enExample)
KR (2) KR20160029871A (enExample)
CN (1) CN103733260B (enExample)
IN (1) IN2014CN00296A (enExample)
WO (1) WO2013016467A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102083266B1 (ko) * 2013-11-29 2020-03-03 삼성전자주식회사 반도체 메모리 장치의 테스트 방법 및 반도체 메모리 시스템
US9747967B2 (en) 2014-09-26 2017-08-29 Intel Corporation Magnetic field-assisted memory operation
US9401226B1 (en) * 2015-09-14 2016-07-26 Qualcomm Incorporated MRAM initialization devices and methods
US10415408B2 (en) * 2016-02-12 2019-09-17 General Electric Company Thermal stress relief of a component
US10283212B2 (en) 2016-11-29 2019-05-07 International Business Machines Corporation Built-in self-test for embedded spin-transfer torque magnetic random access memory
US9805828B1 (en) * 2017-02-21 2017-10-31 Micron Technology, Inc. Memory apparatus with post package repair
US11532783B2 (en) * 2020-03-05 2022-12-20 Tdk Corporation Magnetic recording array, neuromorphic device, and method of controlling magnetic recording array
CN114187954B (zh) * 2020-09-15 2024-08-23 长鑫存储技术有限公司 存储器装置及其测试方法和使用方法、存储器系统
EP4036917B1 (en) 2020-09-15 2023-05-24 Changxin Memory Technologies, Inc. Memory device, testing method therefor and usage method therefor, and memory system

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63219045A (ja) * 1987-03-09 1988-09-12 Hitachi Ltd Ｉｃカ−ド
JP2914171B2 (ja) * 1994-04-25 1999-06-28 松下電器産業株式会社 半導体メモリ装置およびその駆動方法
JPH11249969A (ja) * 1997-10-09 1999-09-17 Matsushita Electric Ind Co Ltd アドレス変換回路およびアドレス変換システム
US6256237B1 (en) * 1999-12-28 2001-07-03 United Microelectronics Corp. Semiconductor device and method for repairing failed memory cell by directly programming fuse memory cell
JP2002015595A (ja) * 2000-06-29 2002-01-18 Sanyo Electric Co Ltd 冗長メモリ回路
JP2003208796A (ja) * 2002-01-15 2003-07-25 Mitsubishi Electric Corp 薄膜磁性体記憶装置
US6801471B2 (en) 2002-02-19 2004-10-05 Infineon Technologies Ag Fuse concept and method of operation
JP2004013961A (ja) 2002-06-04 2004-01-15 Mitsubishi Electric Corp 薄膜磁性体記憶装置
JP2004062922A (ja) * 2002-07-25 2004-02-26 Renesas Technology Corp 不揮発性半導体記憶装置
DE10341616A1 (de) * 2003-09-10 2005-05-04 Hyperstone Ag Verwaltung defekter Blöcke in Flash-Speichern
JP2005276276A (ja) 2004-03-23 2005-10-06 Toshiba Corp 半導体集積回路装置
CN1862706A (zh) * 2005-05-12 2006-11-15 恩益禧电子股份有限公司 易失性半导体存储器
JP4686350B2 (ja) * 2005-12-09 2011-05-25 株式会社東芝 不揮発性半導体記憶装置及びその自己テスト方法
KR101228519B1 (ko) * 2005-12-12 2013-02-01 삼성전자주식회사 반도체 메모리 장치, 그것을 포함한 테스트 시스템, 그리고반도체 메모리 장치의 리페어 방법
US7362644B2 (en) * 2005-12-20 2008-04-22 Magic Technologies, Inc. Configurable MRAM and method of configuration
US7764537B2 (en) 2007-04-05 2010-07-27 Qualcomm Incorporated Spin transfer torque magnetoresistive random access memory and design methods
KR101373183B1 (ko) * 2008-01-15 2014-03-14 삼성전자주식회사 3차원 어레이 구조를 갖는 메모리 장치 및 그것의 리페어방법

Also Published As

Publication number Publication date
JP2015228274A (ja) 2015-12-17
CN103733260B (zh) 2016-12-07
US8638596B2 (en) 2014-01-28
IN2014CN00296A (enExample) 2015-04-03
JP2014522074A (ja) 2014-08-28
JP6400535B2 (ja) 2018-10-03
EP2737484A1 (en) 2014-06-04
US20130028009A1 (en) 2013-01-31
CN103733260A (zh) 2014-04-16
KR20160029871A (ko) 2016-03-15
KR20140047145A (ko) 2014-04-21
WO2013016467A1 (en) 2013-01-31

Similar Documents

Publication Publication Date Title
JP6086451B2 (ja) セル情報を不揮発性メモリアレイに保存する不揮発性メモリ
US8107280B2 (en) Word line voltage control in STT-MRAM
CN104620320B (zh) 具有反向mtj连接的otp单元
CN108022613B (zh) 非易失性存储器器件及其操作方法
US9966140B2 (en) Non-volatile SRAM with multiple storage states
US9349440B1 (en) Non-volatile SRAM with multiple storage states
US9081669B2 (en) Hybrid non-volatile memory device
US9304913B2 (en) Mixed memory type hybrid cache
CN101814314B (zh) 使用可能性写入对mram单元进行编程的方法
US7130235B2 (en) Method and apparatus for a sense amplifier
US20160147599A1 (en) Memory Systems that Perform Rewrites of Resistive Memory Elements and Rewrite Methods for Memory Systems Including Resistive Memory Elements
JP5479656B1 (ja) 記憶回路
US20180025764A1 (en) Magnetic field-assisted memory operation
US7936625B2 (en) Pipeline sensing using voltage storage elements to read non-volatile memory cells
CN108154894A (zh) 电子设备
US9870821B2 (en) Electronic device
US20160086679A1 (en) Electronic device
US10964386B2 (en) Initialisation of a storage device
TW202347327A (zh) 磁阻效應記憶體
CN112927737A (zh) 具使用磁性隧道结的非易失寄存器
Su et al. Unveiling Security MRAM-OTP Macro using MTJ Hard Breakdown Mechanism

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140204

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140204

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20141112

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20141125

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20150225

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150303

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20150330

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160722

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161021

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170125

R150 Certificate of patent or registration of utility model

Ref document number: 6086451

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees