KR20140047145A - 비휘발성 메모리 어레이에 셀 정보를 저장하는 비휘발성 메모리 - Google Patents

비휘발성 메모리 어레이에 셀 정보를 저장하는 비휘발성 메모리 Download PDF

Info

Publication number
KR20140047145A
KR20140047145A KR1020147004901A KR20147004901A KR20140047145A KR 20140047145 A KR20140047145 A KR 20140047145A KR 1020147004901 A KR1020147004901 A KR 1020147004901A KR 20147004901 A KR20147004901 A KR 20147004901A KR 20140047145 A KR20140047145 A KR 20140047145A
Authority
KR
South Korea
Prior art keywords
mram
circuit
address
cell address
bad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020147004901A
Other languages
English (en)
Korean (ko)
Inventor
정필 김
태현 김
하리 엠. 라오
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20140047145A publication Critical patent/KR20140047145A/ko
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
    • G11C29/789—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using non-volatile cells or latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C2029/4402—Internal storage of test result, quality data, chip identification, repair information

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Hall/Mr Elements (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
KR1020147004901A 2011-07-25 2012-07-25 비휘발성 메모리 어레이에 셀 정보를 저장하는 비휘발성 메모리 Ceased KR20140047145A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/189,784 2011-07-25
US13/189,784 US8638596B2 (en) 2011-07-25 2011-07-25 Non-volatile memory saving cell information in a non-volatile memory array
PCT/US2012/048208 WO2013016467A1 (en) 2011-07-25 2012-07-25 Non-volatile memory saving cell information in a non-volatile memory array

Related Child Applications (1)

Application Number Title Priority Date Filing Date
KR1020167005565A Division KR20160029871A (ko) 2011-07-25 2012-07-25 비휘발성 메모리 어레이에 셀 정보를 저장하는 비휘발성 메모리

Publications (1)

Publication Number Publication Date
KR20140047145A true KR20140047145A (ko) 2014-04-21

Family

ID=46750429

Family Applications (2)

Application Number Title Priority Date Filing Date
KR1020147004901A Ceased KR20140047145A (ko) 2011-07-25 2012-07-25 비휘발성 메모리 어레이에 셀 정보를 저장하는 비휘발성 메모리
KR1020167005565A Ceased KR20160029871A (ko) 2011-07-25 2012-07-25 비휘발성 메모리 어레이에 셀 정보를 저장하는 비휘발성 메모리

Family Applications After (1)

Application Number Title Priority Date Filing Date
KR1020167005565A Ceased KR20160029871A (ko) 2011-07-25 2012-07-25 비휘발성 메모리 어레이에 셀 정보를 저장하는 비휘발성 메모리

Country Status (7)

Country Link
US (1) US8638596B2 (enExample)
EP (1) EP2737484A1 (enExample)
JP (2) JP6086451B2 (enExample)
KR (2) KR20140047145A (enExample)
CN (1) CN103733260B (enExample)
IN (1) IN2014CN00296A (enExample)
WO (1) WO2013016467A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102083266B1 (ko) * 2013-11-29 2020-03-03 삼성전자주식회사 반도체 메모리 장치의 테스트 방법 및 반도체 메모리 시스템
US9747967B2 (en) * 2014-09-26 2017-08-29 Intel Corporation Magnetic field-assisted memory operation
US9401226B1 (en) * 2015-09-14 2016-07-26 Qualcomm Incorporated MRAM initialization devices and methods
US10415408B2 (en) * 2016-02-12 2019-09-17 General Electric Company Thermal stress relief of a component
US10283212B2 (en) 2016-11-29 2019-05-07 International Business Machines Corporation Built-in self-test for embedded spin-transfer torque magnetic random access memory
US9805828B1 (en) 2017-02-21 2017-10-31 Micron Technology, Inc. Memory apparatus with post package repair
CN113939913B (zh) * 2020-03-05 2025-07-25 Tdk株式会社 磁记录阵列、神经形态器件及磁记录阵列的控制方法
EP4036917B1 (en) 2020-09-15 2023-05-24 Changxin Memory Technologies, Inc. Memory device, testing method therefor and usage method therefor, and memory system
CN114187954B (zh) * 2020-09-15 2024-08-23 长鑫存储技术有限公司 存储器装置及其测试方法和使用方法、存储器系统

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63219045A (ja) * 1987-03-09 1988-09-12 Hitachi Ltd Ｉｃカ−ド
JP2914171B2 (ja) * 1994-04-25 1999-06-28 松下電器産業株式会社 半導体メモリ装置およびその駆動方法
JPH11249969A (ja) * 1997-10-09 1999-09-17 Matsushita Electric Ind Co Ltd アドレス変換回路およびアドレス変換システム
US6256237B1 (en) * 1999-12-28 2001-07-03 United Microelectronics Corp. Semiconductor device and method for repairing failed memory cell by directly programming fuse memory cell
JP2002015595A (ja) * 2000-06-29 2002-01-18 Sanyo Electric Co Ltd 冗長メモリ回路
JP2003208796A (ja) * 2002-01-15 2003-07-25 Mitsubishi Electric Corp 薄膜磁性体記憶装置
US6801471B2 (en) * 2002-02-19 2004-10-05 Infineon Technologies Ag Fuse concept and method of operation
JP2004013961A (ja) 2002-06-04 2004-01-15 Mitsubishi Electric Corp 薄膜磁性体記憶装置
JP2004062922A (ja) * 2002-07-25 2004-02-26 Renesas Technology Corp 不揮発性半導体記憶装置
DE10341616A1 (de) * 2003-09-10 2005-05-04 Hyperstone Ag Verwaltung defekter Blöcke in Flash-Speichern
JP2005276276A (ja) 2004-03-23 2005-10-06 Toshiba Corp 半導体集積回路装置
CN1862706A (zh) * 2005-05-12 2006-11-15 恩益禧电子股份有限公司 易失性半导体存储器
JP4686350B2 (ja) * 2005-12-09 2011-05-25 株式会社東芝 不揮発性半導体記憶装置及びその自己テスト方法
KR101228519B1 (ko) * 2005-12-12 2013-02-01 삼성전자주식회사 반도체 메모리 장치, 그것을 포함한 테스트 시스템, 그리고반도체 메모리 장치의 리페어 방법
US7362644B2 (en) 2005-12-20 2008-04-22 Magic Technologies, Inc. Configurable MRAM and method of configuration
US7764537B2 (en) 2007-04-05 2010-07-27 Qualcomm Incorporated Spin transfer torque magnetoresistive random access memory and design methods
KR101373183B1 (ko) * 2008-01-15 2014-03-14 삼성전자주식회사 3차원 어레이 구조를 갖는 메모리 장치 및 그것의 리페어방법

Also Published As

Publication number Publication date
CN103733260B (zh) 2016-12-07
KR20160029871A (ko) 2016-03-15
JP2015228274A (ja) 2015-12-17
EP2737484A1 (en) 2014-06-04
US20130028009A1 (en) 2013-01-31
CN103733260A (zh) 2014-04-16
JP6086451B2 (ja) 2017-03-01
US8638596B2 (en) 2014-01-28
JP6400535B2 (ja) 2018-10-03
WO2013016467A1 (en) 2013-01-31
JP2014522074A (ja) 2014-08-28
IN2014CN00296A (enExample) 2015-04-03

Similar Documents

Publication Publication Date Title
US8638596B2 (en) Non-volatile memory saving cell information in a non-volatile memory array
TWI551992B (zh) 以合倂重置來改良電阻式記憶體寫入操作
CN104620320B (zh) 具有反向mtj连接的otp单元
CN107430883B (zh) 使用串联磁性隧道结的多位自旋转移矩磁阻随机存取存储器stt-mram
US9304913B2 (en) Mixed memory type hybrid cache
US9165631B2 (en) OTP scheme with multiple magnetic tunnel junction devices in a cell
US8665638B2 (en) MRAM sensing with magnetically annealed reference cell
US8004880B2 (en) Read disturb reduction circuit for spin transfer torque magnetoresistive random access memory
CN104488030B (zh) 分层存储器磁阻随机存取存储器(mram)架构
US9349440B1 (en) Non-volatile SRAM with multiple storage states
CN101814314B (zh) 使用可能性写入对mram单元进行编程的方法
US20100195376A1 (en) Bit line voltage control in spin transfer torque magnetoresistive random access memory
TW201344688A (zh) 以高速磁性隨機存取記憶體為基礎的三元內容可定址的記憶體
US20140211551A1 (en) Mram self-repair with bist logic
CN104520934B (zh) 单片多通道可自适应stt‑mram
US9401226B1 (en) MRAM initialization devices and methods
CN112289352B (zh) 具有ecc功能的mram系统及其操作方法

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

Patent event date: 20140225

Patent event code: PA01051R01D

Comment text: International Patent Application

PA0201 Request for examination
PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20150422

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20151127

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20150422

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

PA0104 Divisional application for international application

Comment text: Divisional Application for International Patent

Patent event code: PA01041R01D

Patent event date: 20160229

PJ0201 Trial against decision of rejection

Patent event date: 20160229

Comment text: Request for Trial against Decision on Refusal

Patent event code: PJ02012R01D

Patent event date: 20151127

Comment text: Decision to Refuse Application

Patent event code: PJ02011S01I

Appeal kind category: Appeal against decision to decline refusal

Decision date: 20170719

Appeal identifier: 2016101001292

Request date: 20160229

J301 Trial decision

Free format text: TRIAL NUMBER: 2016101001292; TRIAL DECISION FOR APPEAL AGAINST DECISION TO DECLINE REFUSAL REQUESTED 20160229

Effective date: 20170719

PJ1301 Trial decision

Patent event code: PJ13011S01D

Patent event date: 20170719

Comment text: Trial Decision on Objection to Decision on Refusal

Appeal kind category: Appeal against decision to decline refusal

Request date: 20160229

Decision date: 20170719

Appeal identifier: 2016101001292