CN103733260B - 非易失性存储器阵列中的保存单元信息的非易失性存储器 - Google Patents
非易失性存储器阵列中的保存单元信息的非易失性存储器 Download PDFInfo
- Publication number
- CN103733260B CN103733260B CN201280037360.8A CN201280037360A CN103733260B CN 103733260 B CN103733260 B CN 103733260B CN 201280037360 A CN201280037360 A CN 201280037360A CN 103733260 B CN103733260 B CN 103733260B
- Authority
- CN
- China
- Prior art keywords
- mram
- address
- circuit
- unit
- element address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
- G11C29/789—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using non-volatile cells or latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
- G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C2029/4402—Internal storage of test result, quality data, chip identification, repair information
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Hall/Mr Elements (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/189,784 US8638596B2 (en) | 2011-07-25 | 2011-07-25 | Non-volatile memory saving cell information in a non-volatile memory array |
| US13/189,784 | 2011-07-25 | ||
| PCT/US2012/048208 WO2013016467A1 (en) | 2011-07-25 | 2012-07-25 | Non-volatile memory saving cell information in a non-volatile memory array |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103733260A CN103733260A (zh) | 2014-04-16 |
| CN103733260B true CN103733260B (zh) | 2016-12-07 |
Family
ID=46750429
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201280037360.8A Active CN103733260B (zh) | 2011-07-25 | 2012-07-25 | 非易失性存储器阵列中的保存单元信息的非易失性存储器 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8638596B2 (enExample) |
| EP (1) | EP2737484A1 (enExample) |
| JP (2) | JP6086451B2 (enExample) |
| KR (2) | KR20160029871A (enExample) |
| CN (1) | CN103733260B (enExample) |
| IN (1) | IN2014CN00296A (enExample) |
| WO (1) | WO2013016467A1 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102083266B1 (ko) * | 2013-11-29 | 2020-03-03 | 삼성전자주식회사 | 반도체 메모리 장치의 테스트 방법 및 반도체 메모리 시스템 |
| US9747967B2 (en) | 2014-09-26 | 2017-08-29 | Intel Corporation | Magnetic field-assisted memory operation |
| US9401226B1 (en) * | 2015-09-14 | 2016-07-26 | Qualcomm Incorporated | MRAM initialization devices and methods |
| US10415408B2 (en) * | 2016-02-12 | 2019-09-17 | General Electric Company | Thermal stress relief of a component |
| US10283212B2 (en) | 2016-11-29 | 2019-05-07 | International Business Machines Corporation | Built-in self-test for embedded spin-transfer torque magnetic random access memory |
| US9805828B1 (en) * | 2017-02-21 | 2017-10-31 | Micron Technology, Inc. | Memory apparatus with post package repair |
| US11532783B2 (en) * | 2020-03-05 | 2022-12-20 | Tdk Corporation | Magnetic recording array, neuromorphic device, and method of controlling magnetic recording array |
| CN114187954B (zh) * | 2020-09-15 | 2024-08-23 | 长鑫存储技术有限公司 | 存储器装置及其测试方法和使用方法、存储器系统 |
| EP4036917B1 (en) | 2020-09-15 | 2023-05-24 | Changxin Memory Technologies, Inc. | Memory device, testing method therefor and usage method therefor, and memory system |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6285620B1 (en) * | 1999-12-28 | 2001-09-04 | United Microelectronics Corp. | Semiconductor device and method for repairing failed memory cell by directly programming fuse memory cell |
| US6809976B2 (en) * | 2002-07-25 | 2004-10-26 | Renesas Technology Corp. | Non-volatile semiconductor memory device conducting read operation using a reference cell |
| CN1849671A (zh) * | 2003-09-10 | 2006-10-18 | 海珀斯通股份公司 | 管理闪存内的故障块 |
| CN1862706A (zh) * | 2005-05-12 | 2006-11-15 | 恩益禧电子股份有限公司 | 易失性半导体存储器 |
| US7257020B2 (en) * | 2002-06-04 | 2007-08-14 | Renesas Technology Corp. | Thin film magnetic memory device having redundant configuration |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63219045A (ja) * | 1987-03-09 | 1988-09-12 | Hitachi Ltd | Icカ−ド |
| JP2914171B2 (ja) * | 1994-04-25 | 1999-06-28 | 松下電器産業株式会社 | 半導体メモリ装置およびその駆動方法 |
| JPH11249969A (ja) * | 1997-10-09 | 1999-09-17 | Matsushita Electric Ind Co Ltd | アドレス変換回路およびアドレス変換システム |
| JP2002015595A (ja) * | 2000-06-29 | 2002-01-18 | Sanyo Electric Co Ltd | 冗長メモリ回路 |
| JP2003208796A (ja) * | 2002-01-15 | 2003-07-25 | Mitsubishi Electric Corp | 薄膜磁性体記憶装置 |
| US6801471B2 (en) | 2002-02-19 | 2004-10-05 | Infineon Technologies Ag | Fuse concept and method of operation |
| JP2005276276A (ja) | 2004-03-23 | 2005-10-06 | Toshiba Corp | 半導体集積回路装置 |
| JP4686350B2 (ja) * | 2005-12-09 | 2011-05-25 | 株式会社東芝 | 不揮発性半導体記憶装置及びその自己テスト方法 |
| KR101228519B1 (ko) * | 2005-12-12 | 2013-02-01 | 삼성전자주식회사 | 반도체 메모리 장치, 그것을 포함한 테스트 시스템, 그리고반도체 메모리 장치의 리페어 방법 |
| US7362644B2 (en) * | 2005-12-20 | 2008-04-22 | Magic Technologies, Inc. | Configurable MRAM and method of configuration |
| US7764537B2 (en) | 2007-04-05 | 2010-07-27 | Qualcomm Incorporated | Spin transfer torque magnetoresistive random access memory and design methods |
| KR101373183B1 (ko) * | 2008-01-15 | 2014-03-14 | 삼성전자주식회사 | 3차원 어레이 구조를 갖는 메모리 장치 및 그것의 리페어방법 |
-
2011
- 2011-07-25 US US13/189,784 patent/US8638596B2/en active Active
-
2012
- 2012-07-25 JP JP2014522976A patent/JP6086451B2/ja not_active Expired - Fee Related
- 2012-07-25 JP JP2015150997A patent/JP6400535B2/ja not_active Expired - Fee Related
- 2012-07-25 EP EP12751165.7A patent/EP2737484A1/en not_active Withdrawn
- 2012-07-25 KR KR1020167005565A patent/KR20160029871A/ko not_active Ceased
- 2012-07-25 CN CN201280037360.8A patent/CN103733260B/zh active Active
- 2012-07-25 IN IN296CHN2014 patent/IN2014CN00296A/en unknown
- 2012-07-25 KR KR1020147004901A patent/KR20140047145A/ko not_active Ceased
- 2012-07-25 WO PCT/US2012/048208 patent/WO2013016467A1/en not_active Ceased
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6285620B1 (en) * | 1999-12-28 | 2001-09-04 | United Microelectronics Corp. | Semiconductor device and method for repairing failed memory cell by directly programming fuse memory cell |
| US7257020B2 (en) * | 2002-06-04 | 2007-08-14 | Renesas Technology Corp. | Thin film magnetic memory device having redundant configuration |
| US6809976B2 (en) * | 2002-07-25 | 2004-10-26 | Renesas Technology Corp. | Non-volatile semiconductor memory device conducting read operation using a reference cell |
| CN1849671A (zh) * | 2003-09-10 | 2006-10-18 | 海珀斯通股份公司 | 管理闪存内的故障块 |
| CN1862706A (zh) * | 2005-05-12 | 2006-11-15 | 恩益禧电子股份有限公司 | 易失性半导体存储器 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2015228274A (ja) | 2015-12-17 |
| US8638596B2 (en) | 2014-01-28 |
| IN2014CN00296A (enExample) | 2015-04-03 |
| JP2014522074A (ja) | 2014-08-28 |
| JP6400535B2 (ja) | 2018-10-03 |
| EP2737484A1 (en) | 2014-06-04 |
| US20130028009A1 (en) | 2013-01-31 |
| CN103733260A (zh) | 2014-04-16 |
| KR20160029871A (ko) | 2016-03-15 |
| JP6086451B2 (ja) | 2017-03-01 |
| KR20140047145A (ko) | 2014-04-21 |
| WO2013016467A1 (en) | 2013-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103733260B (zh) | 非易失性存储器阵列中的保存单元信息的非易失性存储器 | |
| CN104620320B (zh) | 具有反向mtj连接的otp单元 | |
| US9304913B2 (en) | Mixed memory type hybrid cache | |
| US9165631B2 (en) | OTP scheme with multiple magnetic tunnel junction devices in a cell | |
| US9081669B2 (en) | Hybrid non-volatile memory device | |
| US9196334B2 (en) | Hierarchical memory magnetoresistive random-access memory (MRAM) architecture | |
| CN108022613B (zh) | 非易失性存储器器件及其操作方法 | |
| US8929167B2 (en) | MRAM self-repair with BIST logic | |
| CN101814314A (zh) | 使用可能性写入对mram单元进行编程 | |
| CN104620318A (zh) | 具有由数据单元和参考单元共享的写驱动器的mram | |
| CN104520934B (zh) | 单片多通道可自适应stt‑mram |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |