JP5961681B2 - メモリセル、不揮発性半導体記憶装置およびメモリセルの書き込み方法 - Google Patents

メモリセル、不揮発性半導体記憶装置およびメモリセルの書き込み方法 Download PDF

Info

Publication number
JP5961681B2
JP5961681B2 JP2014265869A JP2014265869A JP5961681B2 JP 5961681 B2 JP5961681 B2 JP 5961681B2 JP 2014265869 A JP2014265869 A JP 2014265869A JP 2014265869 A JP2014265869 A JP 2014265869A JP 5961681 B2 JP5961681 B2 JP 5961681B2
Authority
JP
Japan
Prior art keywords
memory
gate electrode
voltage
selection gate
insulating film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014265869A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016127104A (ja
Inventor
裕 品川
裕 品川
泰彦 川嶋
泰彦 川嶋
秀男 葛西
秀男 葛西
櫻井 良多郎
良多郎 櫻井
谷口 泰弘
泰弘 谷口
達郎 戸谷
達郎 戸谷
奥山 幸祐
幸祐 奥山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Floadia Corp
Original Assignee
Floadia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Floadia Corp filed Critical Floadia Corp
Priority to JP2014265869A priority Critical patent/JP5961681B2/ja
Priority to PCT/JP2015/085783 priority patent/WO2016104482A1/ja
Priority to TW104143597A priority patent/TWI597784B/zh
Publication of JP2016127104A publication Critical patent/JP2016127104A/ja
Application granted granted Critical
Publication of JP5961681B2 publication Critical patent/JP5961681B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/792Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
JP2014265869A 2014-12-26 2014-12-26 メモリセル、不揮発性半導体記憶装置およびメモリセルの書き込み方法 Active JP5961681B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2014265869A JP5961681B2 (ja) 2014-12-26 2014-12-26 メモリセル、不揮発性半導体記憶装置およびメモリセルの書き込み方法
PCT/JP2015/085783 WO2016104482A1 (ja) 2014-12-26 2015-12-22 メモリセルおよび不揮発性半導体記憶装置
TW104143597A TWI597784B (zh) 2014-12-26 2015-12-24 記憶胞、非揮發性半導體記憶裝置及記憶胞之寫入方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014265869A JP5961681B2 (ja) 2014-12-26 2014-12-26 メモリセル、不揮発性半導体記憶装置およびメモリセルの書き込み方法

Publications (2)

Publication Number Publication Date
JP2016127104A JP2016127104A (ja) 2016-07-11
JP5961681B2 true JP5961681B2 (ja) 2016-08-02

Family

ID=56150500

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014265869A Active JP5961681B2 (ja) 2014-12-26 2014-12-26 メモリセル、不揮発性半導体記憶装置およびメモリセルの書き込み方法

Country Status (3)

Country Link
JP (1) JP5961681B2 (zh)
TW (1) TWI597784B (zh)
WO (1) WO2016104482A1 (zh)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4058232B2 (ja) * 2000-11-29 2008-03-05 株式会社ルネサステクノロジ 半導体装置及びicカード
JP2005142354A (ja) * 2003-11-06 2005-06-02 Matsushita Electric Ind Co Ltd 不揮発性半導体記憶装置及びその駆動方法及びその製造方法
JP2010278314A (ja) * 2009-05-29 2010-12-09 Renesas Electronics Corp 半導体装置およびその製造方法
JP5429305B2 (ja) * 2009-11-26 2014-02-26 富士通セミコンダクター株式会社 不揮発性半導体記憶装置及びその消去方法
JP2011129816A (ja) * 2009-12-21 2011-06-30 Renesas Electronics Corp 半導体装置
KR101979299B1 (ko) * 2012-12-26 2019-09-03 에스케이하이닉스 주식회사 비휘발성 메모리 장치 및 그 제조방법

Also Published As

Publication number Publication date
TWI597784B (zh) 2017-09-01
TW201635391A (zh) 2016-10-01
JP2016127104A (ja) 2016-07-11
WO2016104482A1 (ja) 2016-06-30

Similar Documents

Publication Publication Date Title
US9831259B2 (en) Semiconductor device
JP4370104B2 (ja) 半導体記憶装置
JP6466211B2 (ja) 半導体装置およびその製造方法
US20040245564A1 (en) Semiconductor storage device, semiconductor device and their manufacturing methods, and portable electronic equipment, and IC card
KR102667675B1 (ko) 반도체 장치 및 그 제조 방법
JP5538828B2 (ja) 半導体装置およびその製造方法
JP2004186663A (ja) 半導体記憶装置
JP2018056422A (ja) 半導体装置
CN106024889B (zh) 半导体器件及其制造方法
JP2017028133A (ja) メモリセル、半導体集積回路装置、および半導体集積回路装置の製造方法
CN109994542B (zh) 半导体器件及其制造方法
JP2006287096A (ja) 半導体記憶装置及びその製造方法
JP5934324B2 (ja) メモリセルおよび不揮発性半導体記憶装置
JP2017174887A (ja) 半導体装置の製造方法
JP2010108976A (ja) 半導体装置およびその製造方法
US10312254B2 (en) Semiconductor device and a manufacturing method thereof
JP5961681B2 (ja) メモリセル、不揮発性半導体記憶装置およびメモリセルの書き込み方法
JP4854375B2 (ja) 半導体記憶装置及びその製造方法、並びに携帯電子機器
JP5934416B1 (ja) メモリセルおよび不揮発性半導体記憶装置
JP6266688B2 (ja) 不揮発性半導体記憶装置
JP6783447B2 (ja) 不揮発性半導体記憶装置のデータ書き込み方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160414

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160531

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160627

R150 Certificate of patent or registration of utility model

Ref document number: 5961681

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250