JP5941983B2 - 導電性粒子を用いた低応力なシリコン貫通ビアのデザイン - Google Patents
導電性粒子を用いた低応力なシリコン貫通ビアのデザイン Download PDFInfo
- Publication number
- JP5941983B2 JP5941983B2 JP2014514618A JP2014514618A JP5941983B2 JP 5941983 B2 JP5941983 B2 JP 5941983B2 JP 2014514618 A JP2014514618 A JP 2014514618A JP 2014514618 A JP2014514618 A JP 2014514618A JP 5941983 B2 JP5941983 B2 JP 5941983B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- metal
- particles
- conductive
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0094—Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
- B23K1/0016—Brazing of electronic components
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
- B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
- B23K35/24—Selection of soldering or welding materials proper
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
- B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
- B23K35/36—Selection of non-metallic compositions, e.g. coatings, fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49883—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials the conductive materials containing organic materials or pastes, e.g. for thick films
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Mechanical Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
本出願は、2011年6月9日に出願された米国特許出願第13/156,609号の継続出願であり、その米国特許出願の開示は本明細書に引用することにより本明細書の一部をなすものとする。
Claims (13)
- 第1の面と、該第1の面から離れた第2の面とを有し、熱膨張係数が10ppm/℃よりも小さい基板と、
前記第1の面と前記第2の面とを結ぶ方向に延在する開口部と、
前記開口部内に延在している導電性ビアであって、それぞれが、第1の金属とは異なる第2の金属の層で略被覆され、前記第1の金属でできた第1の金属領域を有する複数の基材粒子を含んでおり、前記基材粒子同士は冶金接合されており、前記粒子の前記第2の金属の層は、前記第1の金属領域内に少なくとも部分的に拡散し、該導電性ビアは前記接合された基材粒子同士の間に散在する間隙領域を有し、該間隙領域は、該導電性ビアの体積の10%以上を占める、導電性ビアと
を含んでなり、
それぞれの前記基材粒子は、前記第1の金属領域と前記第2の金属の層との間のバリア層を含む、コンポーネント。 - 前記接合された基材粒子同士の間に散在し、前記導電性ビアの体積の10%以上を占める前記間隙領域は、空気で充填されている、請求項1に記載のコンポーネント。
- 前記接合された基材粒子同士の間に散在し前記開口部内で前記第1の面及び前記第2の面のうちの少なくとも一方から少なくとも貫入深さまで延在するポリマー媒体を更に含む、請求項1に記載のコンポーネント。
- 前記接合された基材粒子同士の間に散在し前記開口部内で前記第1の面及び前記第2の面のうちの少なくとも一方から少なくとも貫入深さまで延在するはんだを更に含む、請求項1に記載のコンポーネント。
- 前記導電性ビアは、導電性パッドと電気的に接続された前記基板内の第2の導電性ビアに接続しており、前記第2のビアは不純物をドープされた半導体材料を含む、請求項1に記載のコンポーネント。
- 前記第2の金属の層のうちの少なくともいくつかの部分は、溶融温度が前記第1の金属領域よりも低い、請求項1に記載のコンポーネント。
- 前記導電性ビアのヤング率は、最大で前記ビアに含まれる前記第1の金属及び前記第2の金属のヤング率の50%である、請求項1に記載のコンポーネント。
- 前記基材粒子のうちの少なくともいくつかは、前記第1の金属領域に囲まれた非金属の核領域を更に有する、請求項1に記載のコンポーネント。
- それぞれの前記基材粒子の前記第1の金属領域は、厚さが前記基材粒子の前記第2の金属の層の厚さよりも厚い、請求項8に記載のコンポーネント。
- コンポーネントを製造する方法であって、
第1の面と、該第1の面から離れた第2の面とを有する基板を準備するステップであって、該基板は熱膨張係数が10ppm/℃よりも小さく、該基板は前記第1の面から前記第2の面に向かって延在する開口部を有する、準備するステップと、
前記開口部内に複数の基材粒子を堆積させるステップであって、それぞれの基材粒子は、第1の金属領域と、該第1の金属領域を被覆する第2の金属層とを含み、該第2の金属層は融点が400℃よりも低く、前記第1の金属領域は融点が500℃以上である、堆積させるステップと、
それぞれの前記第2の金属層が前記基材粒子を溶融して互いと一体にして前記開口部内に延在する連続的な導電性ビアを形成するように、前記基材粒子を加熱するステップであって、前記導電性ビアは、前記接合された基材粒子同士の間に散在する間隙領域を有し、該間隙領域は前記導電性ビアの体積の10%以上を占める、加熱するステップと
を含んでなり、
それぞれの前記基材粒子は、前記第1の金属領域と前記第2の金属層との間のバリア層を含む、コンポーネントを製造する方法。 - 前記接合された基材粒子同士の間に散在し、前記導電性ビアの体積の10%以上を占める前記間隙領域は、空気で充填されている、請求項10に記載の方法。
- 前記基材粒子は液体キャリア材料内に設けられており、前記液体キャリア材料は流動性の成分を含む、請求項10に記載の方法。
- コンポーネントを製造する方法であって、
第1の面と、該第1の面から離れた第2の面とを有する基板を準備するステップであって、該基板は熱膨張係数が10ppm/℃よりも小さく、該基板は前記第1の面から前記第2の面に向かって延在する開口部を有する、準備するステップと、
前記開口部内に複数の基材粒子を堆積させるステップであって、それぞれの基材粒子は、第1の金属領域と、該第1の金属領域を被覆する第2の金属層とを含み、該第2の金属層は融点が400℃よりも低く、前記第1の金属領域は融点が500℃以上である、堆積させるステップと、
それぞれの前記第2の金属層が前記基材粒子を溶融して互いと一体にして前記開口部内に延在する連続的な導電性ビアを形成するように、前記基材粒子を加熱するステップであって、前記導電性ビアは、前記接合された基材粒子同士の間に散在する間隙領域を有し、該間隙領域は前記導電性ビアの体積の10%以上を占める、加熱するステップと
を含んでなり、
前記第2の金属層は前記第1の金属領域を被覆するバイメタル層であり、前記加熱するステップは、前記基材粒子を転移液相反応温度まで加熱し、それぞれの前記バイメタル層は前記第1の金属領域の回りで低融点共晶を形成する、コンポーネントを製造する方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/156,609 | 2011-06-09 | ||
US13/156,609 US8723049B2 (en) | 2011-06-09 | 2011-06-09 | Low-stress TSV design using conductive particles |
PCT/US2012/041247 WO2012170625A1 (en) | 2011-06-09 | 2012-06-07 | Low-stress tsv design using conductive particles |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2014517537A JP2014517537A (ja) | 2014-07-17 |
JP2014517537A5 JP2014517537A5 (ja) | 2015-07-23 |
JP5941983B2 true JP5941983B2 (ja) | 2016-06-29 |
Family
ID=46246309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2014514618A Active JP5941983B2 (ja) | 2011-06-09 | 2012-06-07 | 導電性粒子を用いた低応力なシリコン貫通ビアのデザイン |
Country Status (7)
Country | Link |
---|---|
US (2) | US8723049B2 (ja) |
EP (1) | EP2718968A1 (ja) |
JP (1) | JP5941983B2 (ja) |
KR (1) | KR20140053946A (ja) |
CN (1) | CN103718285B (ja) |
TW (1) | TWI493670B (ja) |
WO (1) | WO2012170625A1 (ja) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8816505B2 (en) | 2011-07-29 | 2014-08-26 | Tessera, Inc. | Low stress vias |
JP5099272B1 (ja) * | 2011-12-26 | 2012-12-19 | パナソニック株式会社 | 多層配線基板とその製造方法 |
TW201340807A (zh) * | 2011-12-28 | 2013-10-01 | Panasonic Corp | 撓性配線基板與其製造方法、使用其之裝載製品、及撓性多層配線基板 |
WO2013108599A1 (ja) * | 2012-01-17 | 2013-07-25 | パナソニック株式会社 | 配線基板とその製造方法 |
WO2014025298A1 (en) * | 2012-08-10 | 2014-02-13 | Telefonaktiebolaget L M Ericsson (Publ) | A printed circuit board arrangement and a method for forming electrical connection at a printed circuit board |
US8809181B2 (en) * | 2012-11-07 | 2014-08-19 | Intel Corporation | Multi-solder techniques and configurations for integrated circuit package assembly |
US8933564B2 (en) * | 2012-12-21 | 2015-01-13 | Intel Corporation | Landing structure for through-silicon via |
CN203707402U (zh) * | 2013-12-05 | 2014-07-09 | 番禺得意精密电子工业有限公司 | 电连接器 |
US20230005834A1 (en) * | 2014-08-18 | 2023-01-05 | Samtec, Inc. | Electrically conductive vias and methods for producing same |
KR20160046621A (ko) * | 2014-10-21 | 2016-04-29 | 삼성전자주식회사 | 반도체 칩 패키지 테스트용 테스트 소켓 및 이의 제조 방법 |
US9731384B2 (en) | 2014-11-18 | 2017-08-15 | Baker Hughes Incorporated | Methods and compositions for brazing |
US9397048B1 (en) * | 2015-03-23 | 2016-07-19 | Inotera Memories, Inc. | Semiconductor structure and manufacturing method thereof |
US10070533B2 (en) * | 2015-09-30 | 2018-09-04 | 3D Glass Solutions, Inc. | Photo-definable glass with integrated electronics and ground plane |
WO2018094177A1 (en) * | 2016-11-18 | 2018-05-24 | Samtec Inc. | Filling materials and methods of filling through holes of a substrate |
US9941210B1 (en) * | 2016-12-27 | 2018-04-10 | Nxp Usa, Inc. | Semiconductor devices with protruding conductive vias and methods of making such devices |
US10224301B2 (en) * | 2017-07-05 | 2019-03-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor package device and method of manufacturing the same |
WO2019032846A1 (en) * | 2017-08-10 | 2019-02-14 | Molex, Llc | METHOD AND APPARATUS FOR FORMING AN ELECTRICAL CIRCUIT COMPRISING ALUMINUM AND ONE OR MORE DISSOLVABLE METALS |
KR102511200B1 (ko) | 2018-06-27 | 2023-03-17 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
CN109470699A (zh) * | 2018-10-15 | 2019-03-15 | 北京工业大学 | 一种tsv电镀铜填充效果的测试方法 |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5624741A (en) * | 1990-05-31 | 1997-04-29 | E. I. Du Pont De Nemours And Company | Interconnect structure having electrical conduction paths formable therein |
US5540379A (en) * | 1994-05-02 | 1996-07-30 | Motorola, Inc. | Soldering process |
JP3311899B2 (ja) * | 1995-01-20 | 2002-08-05 | 松下電器産業株式会社 | 回路基板及びその製造方法 |
US5573859A (en) * | 1995-09-05 | 1996-11-12 | Motorola, Inc. | Auto-regulating solder composition |
US6143116A (en) * | 1996-09-26 | 2000-11-07 | Kyocera Corporation | Process for producing a multi-layer wiring board |
US6286206B1 (en) * | 1997-02-25 | 2001-09-11 | Chou H. Li | Heat-resistant electronic systems and circuit boards |
JP2000223836A (ja) * | 1999-01-28 | 2000-08-11 | Kyocera Corp | 多層配線基板およびその製造方法 |
US6555762B2 (en) * | 1999-07-01 | 2003-04-29 | International Business Machines Corporation | Electronic package having substrate with electrically conductive through holes filled with polymer and conductive composition |
TW498707B (en) * | 1999-11-26 | 2002-08-11 | Matsushita Electric Ind Co Ltd | Wiring substrate and production method thereof |
WO2001098222A1 (en) * | 2000-06-20 | 2001-12-27 | Kabushiki Kaisha Toshiba | Transparent film-coated substrate, coating liquid for transparent film formation, and display device |
CN1196392C (zh) * | 2000-07-31 | 2005-04-06 | 日本特殊陶业株式会社 | 布线基板及其制造方法 |
US6930395B2 (en) * | 2000-12-05 | 2005-08-16 | Matsushita Electric Industrial Co., Ltd. | Circuit substrate having improved connection reliability and a method for manufacturing the same |
JP3473601B2 (ja) * | 2000-12-26 | 2003-12-08 | 株式会社デンソー | プリント基板およびその製造方法 |
US7276787B2 (en) * | 2003-12-05 | 2007-10-02 | International Business Machines Corporation | Silicon chip carrier with conductive through-vias and method for fabricating same |
US7202154B2 (en) | 2004-01-05 | 2007-04-10 | International Business Machines Corporation | Suspension for filling via holes in silicon and method for making the same |
JP4377764B2 (ja) * | 2004-07-12 | 2009-12-02 | 株式会社日立ハイテクノロジーズ | 電気泳動装置及び分析方法 |
JP4747707B2 (ja) * | 2004-11-09 | 2011-08-17 | ソニー株式会社 | 多層配線基板及び基板製造方法 |
US7425507B2 (en) * | 2005-06-28 | 2008-09-16 | Micron Technology, Inc. | Semiconductor substrates including vias of nonuniform cross section, methods of forming and associated structures |
DE102005036824A1 (de) * | 2005-08-04 | 2007-03-29 | Siemens Ag | Chipmodul zum Einbau in Sensorchipkarten für fluidische Anwendungen sowie Verfahren zur Herstellung eines derartigen Chipmoduls |
US7517798B2 (en) * | 2005-09-01 | 2009-04-14 | Micron Technology, Inc. | Methods for forming through-wafer interconnects and structures resulting therefrom |
CN101356637B (zh) * | 2005-11-08 | 2012-06-06 | Nxp股份有限公司 | 使用临时帽层产生受到覆盖的穿透衬底的通道 |
JP5114858B2 (ja) | 2006-03-28 | 2013-01-09 | 富士通株式会社 | 多層配線基板およびその作製方法 |
JP5584474B2 (ja) | 2007-03-05 | 2014-09-03 | インヴェンサス・コーポレイション | 貫通ビアによって前面接点に接続された後面接点を有するチップ |
JP5311609B2 (ja) | 2007-10-30 | 2013-10-09 | 新光電気工業株式会社 | シリコンインターポーザの製造方法およびシリコンインターポーザと、これを用いた半導体装置用パッケージおよび半導体装置 |
US7968975B2 (en) * | 2008-08-08 | 2011-06-28 | International Business Machines Corporation | Metal wiring structure for integration with through substrate vias |
JP5624364B2 (ja) | 2010-05-24 | 2014-11-12 | 株式会社メムス・コア | 配線構造物及びその製造方法 |
US8598695B2 (en) | 2010-07-23 | 2013-12-03 | Tessera, Inc. | Active chip on carrier or laminated chip having microelectronic element embedded therein |
US8796135B2 (en) | 2010-07-23 | 2014-08-05 | Tessera, Inc. | Microelectronic elements with rear contacts connected with via first or via middle structures |
US8791575B2 (en) | 2010-07-23 | 2014-07-29 | Tessera, Inc. | Microelectronic elements having metallic pads overlying vias |
US8697569B2 (en) | 2010-07-23 | 2014-04-15 | Tessera, Inc. | Non-lithographic formation of three-dimensional conductive elements |
US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
US8847376B2 (en) | 2010-07-23 | 2014-09-30 | Tessera, Inc. | Microelectronic elements with post-assembly planarization |
-
2011
- 2011-06-09 US US13/156,609 patent/US8723049B2/en active Active
-
2012
- 2012-06-07 WO PCT/US2012/041247 patent/WO2012170625A1/en unknown
- 2012-06-07 JP JP2014514618A patent/JP5941983B2/ja active Active
- 2012-06-07 KR KR1020147000554A patent/KR20140053946A/ko not_active Application Discontinuation
- 2012-06-07 CN CN201280037494.XA patent/CN103718285B/zh active Active
- 2012-06-07 EP EP12727076.7A patent/EP2718968A1/en not_active Withdrawn
- 2012-06-08 TW TW101120858A patent/TWI493670B/zh not_active IP Right Cessation
-
2014
- 2014-03-19 US US14/219,398 patent/US9433100B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
KR20140053946A (ko) | 2014-05-08 |
CN103718285B (zh) | 2017-02-15 |
JP2014517537A (ja) | 2014-07-17 |
TW201304100A (zh) | 2013-01-16 |
US20140201994A1 (en) | 2014-07-24 |
EP2718968A1 (en) | 2014-04-16 |
CN103718285A (zh) | 2014-04-09 |
US20120314384A1 (en) | 2012-12-13 |
WO2012170625A1 (en) | 2012-12-13 |
US9433100B2 (en) | 2016-08-30 |
US8723049B2 (en) | 2014-05-13 |
TWI493670B (zh) | 2015-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5941983B2 (ja) | 導電性粒子を用いた低応力なシリコン貫通ビアのデザイン | |
TWI538147B (zh) | 低應力導通體 | |
JP6321095B2 (ja) | 超小型電子ユニット | |
JP6067679B2 (ja) | 多孔質基板内のビア | |
JP6143851B2 (ja) | 応力が低減されたtsv及びインタポーザ構造体 | |
US20170012021A1 (en) | Structures and methods for low temperature bonding | |
TW201240040A (en) | Stacked microelectronic assembly with TSVs formed in stages with plural active chips | |
TW201830537A (zh) | 用於低溫接合的結構和方法 | |
TW202414634A (zh) | 用於低溫接合的結構和方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150605 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150605 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20151217 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160105 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160401 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160422 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160523 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5941983 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |