JP5929485B2 - 制御装置、記憶装置、データ書込方法 - Google Patents

制御装置、記憶装置、データ書込方法 Download PDF

Info

Publication number
JP5929485B2
JP5929485B2 JP2012106830A JP2012106830A JP5929485B2 JP 5929485 B2 JP5929485 B2 JP 5929485B2 JP 2012106830 A JP2012106830 A JP 2012106830A JP 2012106830 A JP2012106830 A JP 2012106830A JP 5929485 B2 JP5929485 B2 JP 5929485B2
Authority
JP
Japan
Prior art keywords
physical
page
data
logical
writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2012106830A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013235630A (ja
JP2013235630A5 (https=
Inventor
裕也 石川
裕也 石川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2012106830A priority Critical patent/JP5929485B2/ja
Priority to TW102108719A priority patent/TW201401048A/zh
Priority to US13/870,722 priority patent/US9454475B2/en
Priority to KR1020130046708A priority patent/KR20130125303A/ko
Priority to CN2013101571119A priority patent/CN103389881A/zh
Publication of JP2013235630A publication Critical patent/JP2013235630A/ja
Publication of JP2013235630A5 publication Critical patent/JP2013235630A5/ja
Application granted granted Critical
Publication of JP5929485B2 publication Critical patent/JP5929485B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72—Details relating to flash memory management
    • G06F2212/7202—Allocation control and policies
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72—Details relating to flash memory management
    • G06F2212/7207—Details relating to flash memory management management of metadata or control data

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)
JP2012106830A 2012-05-08 2012-05-08 制御装置、記憶装置、データ書込方法 Expired - Fee Related JP5929485B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2012106830A JP5929485B2 (ja) 2012-05-08 2012-05-08 制御装置、記憶装置、データ書込方法
TW102108719A TW201401048A (zh) 2012-05-08 2013-03-12 控制裝置、記憶裝置及資料寫入方法
US13/870,722 US9454475B2 (en) 2012-05-08 2013-04-25 Control device, storage device, and data writing method
KR1020130046708A KR20130125303A (ko) 2012-05-08 2013-04-26 제어 장치, 기억 장치, 데이터 기입 방법
CN2013101571119A CN103389881A (zh) 2012-05-08 2013-04-28 控制装置、存储装置以及数据写入方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012106830A JP5929485B2 (ja) 2012-05-08 2012-05-08 制御装置、記憶装置、データ書込方法

Publications (3)

Publication Number Publication Date
JP2013235630A JP2013235630A (ja) 2013-11-21
JP2013235630A5 JP2013235630A5 (https=) 2015-03-19
JP5929485B2 true JP5929485B2 (ja) 2016-06-08

Family

ID=49534164

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012106830A Expired - Fee Related JP5929485B2 (ja) 2012-05-08 2012-05-08 制御装置、記憶装置、データ書込方法

Country Status (5)

Country Link
US (1) US9454475B2 (https=)
JP (1) JP5929485B2 (https=)
KR (1) KR20130125303A (https=)
CN (1) CN103389881A (https=)
TW (1) TW201401048A (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103729303B (zh) * 2014-01-20 2017-03-29 飞天诚信科技股份有限公司 一种Flash的数据写入和读取方法
TWI545571B (zh) * 2014-02-18 2016-08-11 慧榮科技股份有限公司 存取快閃記憶體的方法及相關的控制器與記憶裝置
US9529668B2 (en) 2014-09-26 2016-12-27 Intel Corporation Method and system for using NAND page buffers to improve the transfer buffer utilization of a solid state drive
US10489241B2 (en) * 2015-12-30 2019-11-26 Arteris, Inc. Control and address redundancy in storage buffer
CN107092560B (zh) * 2016-02-17 2020-06-16 建兴储存科技(广州)有限公司 固态储存装置及运用于其中的快闪转换层对应表重建方法
CN109086006B (zh) * 2018-07-24 2021-10-15 浪潮电子信息产业股份有限公司 一种数据读取的方法以及相关装置
CN109189348B (zh) * 2018-10-08 2020-07-24 华中科技大学 基于电荷捕获型3d tlc闪存的存储系统的读性能优化方法
CN110471863A (zh) * 2019-08-13 2019-11-19 深圳忆联信息系统有限公司 基于固态硬盘的数据写入读取方法、装置和计算机设备

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5162846B2 (ja) 2005-07-29 2013-03-13 ソニー株式会社 記憶装置、コンピュータシステム、および記憶システム
JP2007094921A (ja) 2005-09-30 2007-04-12 Toshiba Corp メモリカードとその制御方法
JP5076411B2 (ja) 2005-11-30 2012-11-21 ソニー株式会社 記憶装置、コンピュータシステム
JP2008112285A (ja) * 2006-10-30 2008-05-15 Toshiba Corp 不揮発性メモリシステム
JP4537420B2 (ja) 2007-04-02 2010-09-01 株式会社リコー Ｓｉｍｄ型マイクロプロセッサ
JP4356782B2 (ja) 2007-09-12 2009-11-04 ソニー株式会社 メモリ装置、メモリ制御方法、およびプログラム
JP4649503B2 (ja) * 2008-08-13 2011-03-09 株式会社東芝 半導体装置
JP4666081B2 (ja) * 2009-02-09 2011-04-06 Ｔｄｋ株式会社 メモリコントローラ及びメモリコントローラを備えるフラッシュメモリシステム、並びにフラッシュメモリの制御方法
JP2010198407A (ja) 2009-02-26 2010-09-09 Sony Corp 情報処理装置、およびデータ記録制御方法、並びにプログラム
JP2010282492A (ja) * 2009-06-05 2010-12-16 Toshiba Corp メモリシステム
JP4956593B2 (ja) * 2009-09-08 2012-06-20 株式会社東芝 メモリシステム

Also Published As

Publication number Publication date
US20130304971A1 (en) 2013-11-14
CN103389881A (zh) 2013-11-13
US9454475B2 (en) 2016-09-27
JP2013235630A (ja) 2013-11-21
TW201401048A (zh) 2014-01-01
KR20130125303A (ko) 2013-11-18

Similar Documents

Publication Publication Date Title
US11036628B2 (en) Storage system having a host directly manage physical data locations of storage device
JP5929485B2 (ja) 制御装置、記憶装置、データ書込方法
JP6262426B2 (ja) メモリシステム及びそれのブロック複写方法
KR101678909B1 (ko) 플래시 메모리 시스템 및 그것의 소거 리프레쉬 방법
US8762629B2 (en) Data conditioning to improve flash memory reliability
US8321624B2 (en) Memory device and management method of memory device
US20070035998A1 (en) Nonvolatile memory apparatus
US20130046918A1 (en) Method writing meta data with reduced frequency
CN114270304B (zh) 存储器组件的同一平面内的数据压缩
JP2008524705A (ja) スクラッチパッドブロック
CN103425589A (zh) 控制装置、存储装置以及存储控制方法
US8549214B2 (en) Protection against data corruption for multi-level memory cell (MLC) flash memory
JP5259138B2 (ja) 記憶装置
CN108027764B (zh) 可转换的叶的存储器映射
CN103136111B (zh) 数据写入方法、存储器控制器与存储器储存装置
JP6072428B2 (ja) 制御装置、記憶装置、記憶制御方法
JP4866117B2 (ja) 不揮発性記憶装置、そのデータ書き込み方法、不揮発性記憶システム及びメモリコントローラ
CN103365790B (zh) 存储器控制器、存储装置与数据写入方法
CN115374021A (zh) 管理不对准存储器组件的重新映射的存储器子系统
CN109522237B (zh) 存储器的数据管理方法及存储器装置
CN101604291B (zh) 增进多级单元非挥发性内存的数据存取可靠度的方法
JP4235646B2 (ja) メモリコントローラおよびフラッシュメモリシステム
TW200949840A (en) Method for increasing reliability of data accessing for a multi-level cell type non-volatile memory
US20250232821A1 (en) Three dimensional memory device
CN115079928B (zh) 跳跃式资料清除方法与资料储存系统

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150129

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150129

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20151028

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20151124

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160114

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160405

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160418

R151 Written notification of patent or utility model registration

Ref document number: 5929485

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees